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ABSTRACT
Kate Gleason College of Engineering
Rochester Institute of Technology
Degree Doctor of Philosophy
Program Microsystems Engineering
Name of Candidate
Mark Pude
Title
Circuit Solutions to Compensate for Device Degradation in Analog Design in
Scaled Technologies
The continued aggressive scaling of semiconductor devices has had detrimental effects
on the performance of those devices as used in analog circuitry. Specifically, the
maximum intrinsic gain (MIG) of the devices continues to degrade as the device channel
lengths are reduced below 100 nm and beyond. MIG is shown to degrade from 21.6 dB
in a 180 nm technology to 12.2 dB in a 65 nm technology despite the application of
traditional design techniques including device size scaling and bias voltage increases.
This reduction in MIG along with other process scaling effects significantly complicates
the design of linear amplifiers in these technologies.
This work proposes the use of positive feedback to compensate for MIG degradation in
linear amplifier design in scaled technologies. Criteria for stable and process tolerant
design are derived and examined in the context of amplifier models of varying degrees of
complexity. This analysis defines an all-encompassing positive feedback design
methodology for use in linear amplifier design of low-gain high-frequency amplifier
design. Additionally, the effects of positive feedback are compared and contrasted to the
effects of the commonly studied negative feedback design methodology. Finally, the
methodology is applied to a differential amplifier stage in TSMC’s 65 nm process using
standard threshold voltage, thin oxide CMOS devices. These amplifiers were fabricated
and tested to validate the positive feedback design methodology. Simulation shows that
98.4% of positive feedback amplifiers have improved gain over the baseline differential
amplifier with an average improvement in gain of 10.3 dB. Silicon measurements of the
amplifier gain show improvements of 17.1 dB on average. Similar to the application of
negative feedback, gain improvement is achieved at the cost of frequency response. The
gain-bandwidth product of the amplifier is reduced by an average of 18.4 GHz from
44.6 GHz. The circuitry required to implement this technique represent a meager 6%
increase in silicon area from 460 µm2 to 488 µm2 .
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Program Director
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CHAPTER 1
INTRODUCTION
Since the inception of the modern semiconductor industry, there has been an aggressive
trend towards scaling the transistor smaller and smaller. In the past several decades,
CMOS transistors have crossed the 100 nm threshold and continue towards the currently
known limits of silicon technology as predicted by the International Technology
Roadmap for Semiconductors [1] and shown in Figure 1.1. As the transistors become
smaller, they can be packed more densely on a silicon die or wafer. This increased
density leads to a transistor with higher switching speeds. Additionally, the smaller
dimensions of the transistor mean that the voltage required to turn the transistor on and
off is also smaller, leading to lower power consumption of the device. In digital circuit
design, both of these traits are considered beneficial to a circuit’s performance. While
digital circuits and their performance have and will continue to drive technology trends in
the semiconductor industry, the necessity for an interface to an analog world remains a

Figure 1.1 International Technology Roadmap for Semiconductors ASIC gate
length predictions for technology scaling [1].
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requirement in almost any conceivable application of electronics.

1.1 Analog Circuits in Scaled Technologies
The interfaces between the digital electronics and an analog world require analog circuits.
These analog circuits are built from the same fundamental devices that the digital
circuitry uses, NMOS and PMOS transistors. The operating principles of these analog
circuits require more detailed information about the properties of the transistors beyond
the on-off speeds and voltages. Even so, a recent cost-reducing push towards system-ona-chip (SOC) designs in which both digital and analog components of a system co-exist
on the same monolithic substrate has forced many analog designs into the same scaled
technologies as the digital designs. With fundamentally different requirements and
concerns, it should not be surprising that the effects of scaling have not been as beneficial
to the analog circuits as it has to their digital counterparts.
While many device characteristics are altered in the process of scaling a technology, two
of the most fundamental to analog design and analog circuits are device
transconductance, 𝑔𝑚 , and output resistance, 𝑟𝑜 . As technologies are scaled into 90 nm,

65 nm technologies and beyond, the maximum intrinsic gain (MIG), the 𝑔𝑚 𝑟𝑜 product, is
shown to degrade severely [2], [3], affecting even the most basic of analog circuit

components. Generalized scaling theory coupled with the square-law equations that were
relevant at the time (1972) does not predict this behavior [4]. As a result, in most
traditional discussions of technology scaling, this MIG degradation problem is not
adequately addressed.
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1.2 Scaled Analog Design
Technology parameters are defined by process engineers during the development process.
The resulting technology is used by analog design engineers and cannot be modified to
serve specific purposes by that design engineer. Furthermore, in analog circuit design, the
devices being used were optimized for other purposes: digital design, or chip input and
output (I/O) interfaces. Therefore only circuit solutions may be applied to the problem.
While analog design is currently performed in these scaled technologies using traditional
design methodologies, they are almost always done using thicker oxide I/O devices.
These thick oxide devices support a greater voltage across the MOSFET oxide, thus
allowing for greater supply voltages.
However, in a mixed-mode SOC – one containing both digital and analog subsystems –
the digital portions of the chip would likely be designed with the thin oxide devices. This
allows for maximum performance and minimal power consumption of the digital
subsystem. Thick oxide I/O devices are not directly compatible with these thin oxide
devices and would require a separate power supply to operate them in an ideal voltage
range. Creating multiple voltage domains on a chip creates complexities that continue to
be carefully addressed in state of the art research [5] - [7]. Transferring signals between
these voltage domains becomes more complicated and requires voltage level shifters
which can often become performance-limiting components of a mixed-signal design.
Multiple voltage domains also increase the chance of an electrostatic discharge (ESD)
event damaging the chip [8], [9]. Having the ability to create working high-performance
analog circuits in the same voltage domain as the digital subsystems would greatly reduce
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this complexity. This reduced complexity allows for a more robust mixed-signal SOC by
addressing the voltage level shifting and ESD concerns.

1.3 New Analog Design Solutions and This Work
This work proposes applying new circuit design techniques to address the MIG
degradation problem in scaled technologies. The implementation of stable positive
feedback (PFB) to existing amplifier topologies is proposed. This positive feedback
increases the gain of the amplifier which would otherwise be limited by the MIG of
individual transistors. Under traditional design methodologies, positive feedback causes
systems to become unstable and is therefore not a viable solution. However, in scaled
technologies the open-loop gain of an amplifier is inherently degraded by the process,
allowing the use of positive feedback.
Chapter 2 discusses the background of technology scaling and the problems it imposes on
analog design, including MIG degradation. This chapter also summarizes some current
design techniques that are used to overcome these problems. Finally, as a basis for
discussion regarding positive feedback, a summary of well-known negative feedback
techniques and their consequences are discussed.
Chapter 3 introduces the technique of positive feedback circuits in order to compensate
for device degradation. From generalized theory to circuit level implementations of
positive feedback, this chapter presents mathematical analyses of positive feedback and
its effects. Some of these effects must be taken into consideration for a robust positive
feedback amplifier design. Good design techniques and tools for those designs are also
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presented to allow a designer to maximize positive feedback amplifier performance and
reliability.
Chapter 4 presents practical simulation and silicon results of the positive feedback
technique presented in the previous chapter. The silicon results discussion also includes
details on the test setup and data analysis required to interpret the data.
Finally, Chapter 5 discusses conclusions and recommendations regarding the work and
how it can be used effectively in practical circuit design.

1.4 Software Tools Used in This Work
•

Cadence Custom IC Design [10]
o Virtuoso Schematic Editor – Used for the input and manipulation of
transistor level schematics and test benches.
o Virtuoso Analog Design Environment (ADE) – A graphical interface to
the Spectre simulator engine.
o Virtuoso Spectre Circuit Simulator – A SPICE-like circuit simulator for
the Cadence Custom IC Design software suite
o Virtuoso Layout Suite – Physical design tool set integrated with the
schematic editor of Cadence Custom IC Design software.
o SKILL Programming Language – Underlying interactive programming
language of the Cadence Custom IC Design software.
o OCEAN – Open Command Environment for ANalysis is a SKILL-based
scripting language to interface with Spectre and other aspects of Cadence
Custom IC Design.
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•

Mathworks MATLAB [11] – Matrix Laboratory is a high level mathematical
computational software package used primarily for data analysis and figure
generation in this work.
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CHAPTER 2
BACKGROUND
This chapter discusses the issues with current scaling theory and new issues that are
introduced at small device dimensions below 100 nm. New work is discussed to show

MIG degradation across four technologies. This work presents MIG in the context of a

design problem by mimicking the design process in terms of selecting a device size to
obtain certain voltage characteristics. This is as opposed to the traditional device
characterization process of using a fixed device size.
A brief overview of currently used design techniques is presented in order to give a sense
of the current solutions being used to solve these small technology problems. As a
preface to the positive feedback work, a review of negative feedback is presented.
Starting from basic block diagram analysis through circuit analysis, the effects of
negative feedback are illustrated mathematically for comparison in subsequent chapters.

2.1 Technology Scaling
Dennard, Gaensslen, Rideout, Bassous, and LeBlanc [4] were the first to suggest a
generalized methodology for scaling fabrication processes. This technique involved
scaling all of the device dimensions, voltages, and doping levels by a constant factor, 𝜅.
In doing this, the electric fields within the device remain constant. However, this leads to
a very aggressive scaling of supply voltages that quickly become incompatible with
threshold voltages and other device characteristics. As a result, this scaling methodology
was soon replaced with generalized scaling.
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Under this scaling technique, the physical dimensions and doping levels were also scaled
by a factor, 𝜅, while the electric field was scaled by a separate factor, 𝛼. This separation

allowed the voltage to be scaled less aggressively (𝛼 ⁄𝜅) than the device dimensions,
providing better device performance by increasing the voltage headroom the devices

could support. As long as the electric field experienced by the gate oxide does not exceed
the breakdown voltage, this method of process scaling is acceptable.
Using square-law MOSFET theory, this basic scaling theory has been used to predict
circuit performance parameters [12], [13] in newly scaled technologies. However, as
technologies have been scaled into the deep submicron region a host of new problems
occur which are not predicted by the original work by Dennard et al. [14] - [21]. Small
channel effects have made it more difficult to predict the behavior of device parameters
as technologies have decreased in size.
More recent work [2], [22], [24] has shown that predictions made by scaling theory and
square-law device models do not follow the results seen in fabricated test structures.
Some work has been performed in an attempt to explain this degradation [25], [26] and
results in velocity overshoot as the primary reason for this deviation from long-channel
predictions.

2.2 MIG Degradation
Understanding MIG degradation and what it means as a design concept is paramount to
developing methodologies that compensate for it. In order to address this, a new MIG
extraction methodology was devised to define the problem for this work. This MIG
extraction methodology mimics the design process by using an algorithm to select device
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sizes based on desired voltage characteristics. This is in contrast to typical device
evaluation where devices of a specific size are characterized and their voltage
characteristics are simply reported as a consequence.
Working directly with the physics-based device equations can be complicated and
generally provides expressions that require computer-aided analysis to achieve
meaningful results. Due to the unwieldy nature of the short channel model mathematics,
the parameters of interest were extracted directly from circuit simulation using the
Berkeley Short-channel IGFET Model (BSIM) [27] - [29].
2.2.1 Test Bench
BSIM is useful because it keeps track of small signal model parameters such as the
transconductance, 𝑔𝑚 , output resistance, 𝑟𝑜 , saturation voltage, 𝑉𝐷𝑆𝑠𝑎𝑡 , and others. In

order to extract these parameters over a wide range of scenarios, the test bench in Figure
2.1 was used. The purpose of this test bench is to mimic the design process, allowing the

Figure 2.1 𝒈𝒎 and 𝒓𝒐 extraction test bench. The servo loop drives the gate of DUT
such that 𝒊𝑫𝑼𝑻 is equal to a predefined 𝑰𝑫 value.
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designer to achieve a current, 𝐼𝐷 , and voltage characteristics, 𝑉𝐺𝑜𝑣 and 𝑉𝐷𝑜𝑣 , by varying

the aspect ratio, 𝑆 = 𝑊 ⁄𝐿, of the device.

The test bench is a control loop that is working to drive 𝐼𝐷𝑈𝑇 to 𝐼𝐷 by varying the gate

voltage, 𝑉𝐺 , of the device under test (DUT) through the voltage-controlled-voltage-source

error amplifier. The diode-connected MOSFET has the same 𝑆 as the DUT and exists as a

zero-error offset to the error amplifier. While the test bench itself finds the gate voltage
required to achieve 𝐼𝐷𝑈𝑇 = 𝐼𝐷 , the designer can vary 𝑆 to achieve other voltage
characteristics. Specifically, the voltage characteristics of interest are the gate voltage
overdrive, 𝑉𝐺𝑜𝑣 , and drain voltage overdrive, 𝑉𝐷𝑜𝑣 .

𝑉𝐺𝑜𝑣 is defined as the gate voltage in excess of the threshold voltage, 𝑉𝑇 , or 𝑉𝐺𝑜𝑣 = 𝑉𝐺 −

𝑉𝑇 . 𝑉𝑇 cannot be defined as a fixed value as the threshold voltage changes with transistor
size as well as bias voltages [18]. Fortunately, BSIM keeps track of the end result of 𝑉𝑇

and can be extracted from the model without calculation.

𝑉𝐷𝑜𝑣 is defined as the drain voltage in excess of the saturation voltage, 𝑉𝐷𝑆𝑠𝑎𝑡 , or
𝑉𝐷𝑜𝑣 = 𝑉𝐷 − 𝑉𝐷𝑆𝑠𝑎𝑡 . In long channel models, 𝑉𝐷𝑆𝑠𝑎𝑡 is simply equal to 𝑉𝐺𝑜𝑣 , however
including short channel effects; 𝑉𝐷𝑆𝑠𝑎𝑡 is more complicated [18].
(𝑉 −𝑉 )𝐸

𝐿

𝑉𝐷𝑆𝑠𝑎𝑡 = (𝑉 𝐺−𝑉 𝑇)+𝐸𝑠𝑎𝑡 𝐿
𝐺

𝑇

𝑠𝑎𝑡

(2.1)

where 𝐸𝑠𝑎𝑡 is the electric field at the point of velocity saturation in the MOSFET channel
and 𝐿 is the device gate length. The BSIM does not give information about 𝐸𝑠𝑎𝑡 . The
model does, however, give 𝑉𝐷𝑆𝑠𝑎𝑡 directly, so 𝑉𝐷𝑜𝑣 can be calculated easily.
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In order to simplify the design process, the Spectre optimizer was used to play the role of
designer by varying 𝑆 and 𝑉𝐷 to obtain the desired 𝑉𝐺𝑜𝑣 and 𝑉𝐷𝑜𝑣 for a given 𝐼𝐷 . At this
design point, the 𝑔𝑚 and 𝑟𝑜 (𝑔𝑑𝑠 ) of the device can be extracted directly from the DC

operating point simulation results of BSIM.

This process was repeated over a wide range of device sizes and bias voltages. In order to
automate the process, an OCEAN script was created to run each simulation and extract
the pertinent information. The information, stored in a text file, could then be tabulated
and compared across several technologies. An example of this OCEAN script and the
optimization process is shown in Section A.1.
2.2.2 Simulation Results
Transconductance and output impedance data for four technologies was extracted over a
wide variation of devices sizes and bias voltages. The largest technology has a 0.18 µm
minimum feature size with a 𝑉𝐷𝐷 = 1.8 V supply voltage. Below this in feature size is the

0.11 µm technology with a 𝑉𝐷𝐷 = 1.2 V supply voltage. The two most modern

technologies used were 90 nm and 65 nm technologies with supply voltages of 𝑉𝐷𝐷 =

1 V. It has commonly been stated that the largest concern in technology scaling is the

scaling of the supply voltage. While this is generally cited in terms of reduced voltage
headroom, the supply voltage reduction also severely affects the devices parameters 𝑔𝑚

and 𝑟𝑜 . By observing 𝑔𝑚 and 𝑟𝑜 trends across these technologies, it can be definitively
shown that MIG degradation is indeed a problem.
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Using the methodology described in the previous section to extract this data reflects
typical design procedures. Because power consumption and, directly related to power,
current draw is a large concern in design, the data was taken under two conditions:
1) Constant current, 𝐼𝐷 = 130 µA remains constant across each technology

2) Constant power, 𝐼𝐷 𝑉𝐷𝐷 = 130 µW is kept constant across each technology.

This is to say, that the desired 𝐼𝐷 in all devices in Case 1 is set to 130 µA, but in Case 2

they are set to 130 µA, 108 µA and 72 µA for the 1 V, 1.2 V and 1.8 V 𝑉𝐷𝐷 supply
voltages, respectively. The absolute values of 130 µA and 130 µW are representative

current values. These tests could be performed at other current values and the results
would be similar because the test methodology will scale the device aspect ratio, 𝑆, to

support the chosen drain current. The purpose of this comparison is to dispel concerns

that devices perform better in the larger technologies simply because they are dissipating

Figure 2.2 65 nm technology MIG versus gate length for various 𝑽𝑫𝑶𝑽𝒓 values
with a fixed drain current of 𝑰𝑫 = 𝟏𝟑𝟎 µA.
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more power. Furthermore, the simulations were performed at multiple 𝑉𝐷𝑜𝑣 voltages.

These voltages are selected as a fraction of 𝑉𝐷𝐷 such that technologies with more
headroom available can use that headroom. This target value of 𝑉𝐷𝑜𝑣 is described as a

ratio 𝑉𝐷𝑂𝑉𝑟 = 𝑉𝐷𝑜𝑣 ⁄𝑉𝐷𝐷 .

As an example, Figure 2.2 shows MIG simulation results for the 65 nm technology. The
figure shows that at minimum gate length, the MIG is indeed quite small, on the order of
12 dB. Upon first inspection, a designer might attempt to increase the gate length in order

to increase the output resistance, 𝑟𝑜 , and thus increase the MIG; however, as Figure 2.2

shows, this technique approaches a point of diminishing returns at approximately 5 ∙ 𝐿𝑚𝑖𝑛

to 10 ∙ 𝐿𝑚𝑖𝑛 where 𝐿𝑚𝑖𝑛 is the minimum gate length, 𝐿𝑚𝑖𝑛 = 60 nm in the 65 nm
technology. While increasing the drain overdrive voltage does improve the performance,

even large values of 𝑉𝐷𝑂𝑉𝑟 show the plateau behavior at long gate lengths. This all but
eliminates the typical practice of simply increasing gate length to improve device

Figure 2.3 Maximum intrinsic gain versus gate length in 𝟔𝟓 nm, 𝟗𝟎 nm, 𝟏𝟏𝟎 nm,
and 𝟏𝟖𝟎 nm technologies for constant drain current, 𝑰𝑫 = 𝟏𝟑𝟎 µA.
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performance.
Figure 2.3 shows the scaling trends across all four of the technologies under
consideration with 𝑉𝐷𝑂𝑉𝑟 = 0.3 and constant drain current, 𝐼𝐷 = 130 µA. As is the case

in the stand-alone 65 nm node data, each of the technologies approach a MIG plateau at a
relatively small multiple of 𝐿𝑚𝑖𝑛 . Additionally, this plateau decreases as the technology is

scaled. At the maximum gate lengths that the technology will allow, the difference
between the 180 nm and 65 nm nodes is approximately 21.2 dB, which corresponds to
over an order of magnitude difference in MIG.

The data in Figure 2.2 shows four curves for varying drain overdrive voltages based on a
percentage of 𝑉𝐷𝐷 . Because 𝑉𝐷𝐷 changes across the technologies, one could argue that the

amount of power dissipated in the device channel is increasing with increased supply
voltage and this is the reason for increased MIG. To show that this degradation remains a

Figure 2.4 Maximum intrinsic gain versus gate length length in 𝟔𝟓 nm, 𝟗𝟎 nm,
𝟏𝟏𝟎 nm, and 𝟏𝟖𝟎 nm technologies for constant device power, 𝑰𝑫 𝑽𝑫𝑫 = 𝟏𝟑𝟎 µW.
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problem regardless of power dissipation, the 𝑔𝑚 and 𝑟𝑜 data was extracted across all of
the technologies with a constant 𝐼𝐷 𝑉𝐷𝐷 product equal to 130 µW. In the 65 and 90 nm

technologies, 𝐼𝐷 was set to 130 µA, and in the 1.2 V and 1.8 V technologies, 𝐼𝐷 was set to
108 µA and 72 µA, respectively. The results of these simulations are shown in Figure 2.4.

Figure 2.3 and Figure 2.4 look almost identical and, in fact, the MIG values are within
fractions of a decibel of each other. The reason for the similar data is the opposing
behavior of 𝑔𝑚 and 𝑟𝑜 as a function of 𝐼𝐷 . As 𝐼𝐷 increases, 𝑔𝑚 will increase but 𝑟𝑜 will

decrease. The resulting 𝑔𝑚 𝑟𝑜 product remains relatively constant. This fact also limits the
design practice of increasing drain current in order to increase the MIG. While the
transconductance of the device will increase, the output resistance will decrease.
Figure 2.5 shows the MIG for minimum gate length devices in each technology. It can be
seen from this figure that there is a general degrading trend in the minimum sized

Figure 2.5 Maximum intrinsic gain for devices with 𝑳 = 𝑳𝒎𝒊𝒏 in 𝟔𝟓 nm, 𝟗𝟎 nm,
𝟏𝟏𝟎 nm, and 𝟏𝟖𝟎 nm technologies with various 𝑽𝑫𝑶𝑽𝒓 values and constrant drain
current 𝑰𝑫 = 𝟏𝟑𝟎 µA.
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devices. One interesting anomaly to note in Figure 2.5 is the smaller MIG in the 90 nm

node than the 65 nm for minimum gate lengths. This data confirms what is discussed in
[4], [12] - [14], [16] in that supply voltage scaling is more detrimental to device

performance than the process components themselves. Because there was no supply
voltage scaling between the 65 nm and 90 nm technologies, the overall performance
actually increases at the 65 nm node. For smaller technologies, 45 nm and beyond, any
further reduction in supply voltage will likely show the same degradation depicted in the
other scaling examples.
Figure 2.6 shows a set of devices, all with 𝐿 = 360 nm, 𝑆 = 30 and 𝐼𝐷 = 130 uA with

different values of 𝑉𝐷𝑂𝑉𝑟 applied as the drain overdrive voltage. This comparison shows

that even with identical geometry and drain current there is still an overall degradation in
performance at smaller technology nodes. This limitation in maximum intrinsic gain is

Figure 2.6 Maximum intrinsic gain for devices with 𝑳 = 𝟑𝟔𝟎 nm in 𝟔𝟓 nm, 𝟗𝟎 nm,
𝟏𝟏𝟎 nm, and 𝟏𝟖𝟎 nm technologies with various 𝑽𝑫𝑶𝑽𝒓 values and constrant drain
current 𝑰𝑫 = 𝟏𝟑𝟎 µA.
16

the result of a limitation in device output impedance 𝑟𝑜 due to drain-induced threshold

voltage shift (DITS) [30]. In this phenomenon, the modulation of the drain voltage forces
an energy barrier shift, thereby limiting the output impedance of the device.
The methodology and results in this chapter describe in further detail what is briefly
touched upon in the literature: that the critical analog device parameters
transconductance, 𝑔𝑚 , and output resistance, 𝑟𝑜 , are degrading as technologies are scaled.

While MIG degradation has been shown to be a problem in previous work, this method
shows that the degradation also occurs in the context of traditional design methodologies.
This treatment displays the problem from the perspective of a circuit designer rather than
from the perspective of a device or process engineer.

2.3 Current Design Techniques
Many high-performance analog designs are being created in sub-100 nm technologies.

This section discusses a few of the currently prevailing techniques to successfully design
analog circuits in these technologies.
2.3.1 Thick Oxide Devices
The most common design technique for analog design in modern CMOS technologies
revolves around using thicker oxide, higher voltage I/O devices in the critical analog
circuits. These higher voltage devices allow for more gate overdrive and more voltage
headroom in general as well as address issues with gate current seen in thin oxide devices
[31]. This eases a lot of the concerns and issues created by trying to use the low voltage
digital devices. Alternatively, if low voltage devices are used for the analog design, they
are usually formed from low threshold voltage variant devices. These lower 𝑉𝑇 devices
17

have the same effect as the I/O devices in that high voltage overdrive, and therefore better
performance, can be achieved. These devices, however, tend to have high leakage
currents and cause increased power consumption. In analog circuit designs, this leakage
current cannot be ignored and may be intolerable in many low-power applications.
For circuits that use I/O devices for analog design, there are several considerations that
cause difficulties for this as a design methodology. First and foremost, when a process is
created, the optimization of the device performance is always surrounding the low
voltage core devices in the process. The performance of the I/O devices is secondary to
that of the core devices and therefore is not optimized for analog use.
Secondly, the use of I/O devices requires a separate higher voltage supply. This supply
must be generated on chip or be provided by the system that the IC resides in.
Furthermore, the digital core of the SOC will have to interface with the analog circuitry,
necessitating level-shifting circuitry. This level-shifting circuitry can be complicated to
design and generally have problems with slow propagation delay and cross conduction
current consumption.
Lastly, the multiple voltage domain requirements of the I/O device analog designs create
complications for ESD design. An analog design methodology that did not require I/O
devices and multiple voltage domains to achieve the desired circuit performance would
greatly reduce the complexity of the IC or ASIC, however the use of I/O devices may still
be required by other design considerations, e.g., system interface requirements in legacy
technologies.
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2.3.2 General Low Voltage Design Techniques
The primary limiting factor of the analog performance of devices in scaled technologies
is the inability to drive high voltages on the devices to achieve the desired performance
characteristics. As opposed to the use of high-voltage I/O devices, there has been work to
define circuit topology and design techniques to address these voltage headroom
constraints. These techniques include using the lateral BJT inherent in a MOSFET
structure, operating the MOSFETs in the sub-threshold region, and forward biasing the
body-source junction to reduce 𝑉𝑇 [32] - [34]. Additionally, more traditional approaches

have been proposed such as self-cascoding [31], [35], rail-to-rail input and output stages
[36], and input level shifting techniques [37].
2.3.3 Current Mode Circuits
One well-explored area of circuit design is the use of current mode circuits to perform
analog signal amplification and processing. This concept acknowledges the voltage
headroom problems posed by decreasing voltage supplies by moving analog processes
out of the voltage domain and into the current domain. Additionally, current mode
circuitry simplifies the implementation of several circuit functions including summation,
difference, and mixing circuits.
The original current mode circuits proposed by Sedra and Smith in 1970 [38] are referred
to as current-controlled conveyors, or current conveyors (CC). Proposed as a generic
circuit block, practical implementations of CC circuits have since been proposed [39] [41]. CC circuits have continued to find applications in modern analog design [42], [43],
but these implementations include voltage-mode amplifiers that suffer from the same
voltage headroom concerns when designed with low voltage CMOS devices.
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2.3.4 Bulk-Driven Devices
A less explored, but still plausible design technique that also addresses voltage headroom
issues is the area of bulk-driven devices and circuits [44] - [49]. This concept makes use
of the generally unused bulk terminal as the input to the device. Doing so allows the gate
voltage to be driven to a proper bias point, but not have that bias negatively impact signal
voltage ranges.
The main concerns with bulk-drive techniques are latch-up and device performance. By
manipulating the bulk terminal of a device, there is a risk of forward conduction of the
source-bulk device diodes. This conduction could potentially cause latch-up issues in a
larger circuit. Secondly, there are currently no CMOS processes in which the device
design has been optimized for bulk-driven use. This leads to a series of unnecessary
degradations to device performance that limits this technique’s utility in standard CMOS
technologies. Some work has been done in designing a device process to produce more
useful bulk driven devices [50].

2.4 Negative Feedback Theory Review
Negative feedback (NFB) is an extremely well understood and studied technique that has
been traditionally used to control closed-loop gain [51] - [53]. Some basic negative
feedback concepts are included here as discussion points for comparison against work in
subsequent chapters.
By designing a system with high open-loop gain and applying negative feedback, one can
achieve a well-controlled closed-loop gain with increased bandwidth based mainly on the
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feedback factor, 𝛽(𝑠). The cost of this control is a reduction from the high open-loop

gain of the original amplifier.

2.4.1 Block Diagram Analysis
Figure 2.7 shows a traditional negative feedback system. 𝑋(𝑠) and 𝑌(𝑠) are the input and

output signals respectively. 𝐴(𝑠) is the open-loop system transfer function, 𝛽(𝑠) is the

feedback factor, and 𝑒(𝑠) is the error signal.

The equivalent system, 𝐻(𝑠), of the feedback system in Figure 2.7 can be shown to be
𝐻(𝑠) =

𝐴(𝑠)

1+𝐴(𝑠)𝛽(𝑠)

.

(2.2)

In this expression, 𝐴(𝑠)𝛽(𝑠) is referred to as the loop gain (LG). In order to illustrate the

effect of the feedback on frequency response, the open-loop transfer function, 𝐴(𝑠), is

assumed to be a single pole system of the form
𝐴(𝑠) =

𝐴𝐷𝐶 𝑝1
𝑠+𝑝1

(2.3)

where 𝐴𝐷𝐶 is the DC gain and 𝑝1 is the -3 dB bandwidth of the open-loop system.

Additionally the feedback factor is assumed to be frequency-independent, 𝛽(𝑠) = 𝛽.

Figure 2.7 Traditional negative feedback block diagram system with forward gain
𝑨(𝒔) and feedback factor 𝜷(𝒔).
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Substituting these assumptions into the closed-loop system provides an equivalent system
𝐴𝐷𝐶 ∙𝑝1
.
1 (1+𝐴𝐷𝐶 𝛽)

𝐻(𝑠) = 𝑠+𝑝

(2.4)

In this system, the DC gain has become
𝐴

𝐻𝐷𝐶 = 1+𝐴𝐷𝐶 𝛽
𝐷𝐶

(2.5)

and the -3 dB bandwidth is 𝑝1𝐻 = 𝑝1 (1 + 𝐴𝐷𝐶 𝛽).

Assuming the loop gain, 𝐴𝐷𝐶 𝛽, is a positive quantity, these equations show that the DC
gain is decreased and the bandwidth is increased by the application of negative feedback.

By traditional design methodologies, 𝐴𝐷𝐶 would be designed to be extremely large.

Under this assumption, and more specifically, 𝐴𝐷𝐶 𝛽 ≫ 1, the closed-loop behavior
becomes controlled by the feedback factor with DC gain of 1⁄𝛽 and bandwidth of

Figure 2.8 Basic negative feedback system with open-loop gain 𝑨𝑫𝑪 = 𝟏𝟎𝟎𝟎, and
𝒑𝟏 = 𝟏𝟎𝟎𝟎 Hz and 𝜷 = 𝟎. 𝟓.
22

𝑝1 𝐴𝐷𝐶 𝛽. It is also worth noting that under this analysis the gain-bandwidth product

(GBP) of the open-loop system, 𝐺𝐵𝑃𝐴(𝑠) = 𝐴𝐷𝐶 𝑝1 , is equal to the gain-bandwidth of the
closed-loop system, 𝐺𝐵𝑃𝐻(𝑠) = 𝐴𝐷𝐶 𝑝1. The ratio of these two gain bandwidths, the gain-

bandwidth product ratio, 𝐺𝐵𝑃𝑟 , is equal to one. This implies that the reduced gain was

traded for increased bandwidth while applying negative feedback. Figure 2.8 shows an

example of the open- and closed-loop systems’ frequency behavior with 𝐴𝐷𝐶 =
1000 V/V, 𝑝1 = 1 kHz, and 𝛽 = 0.5 V/V. This example illustrates the fact that the gain
and bandwidth of the amplifier have moved, but their product has not.
2.4.2 Ideal Operational Amplifier Analysis
Using an ideal opamp model for the base amplifier as shown in Figure 2.9, the negative
feedback transfer function can be calculated as

𝐻(𝑠) =

𝑉𝑜𝑢𝑡
𝑉𝑖𝑛

=−

𝑅2
𝑅1 +𝑅2
𝑅
1+𝐴(𝑠) 1
𝑅1 +𝑅2

𝐴(𝑠)

𝐴

= − 1+𝐴𝑓 𝛽

𝑓 𝑓

(2.6)

where 𝐴(𝑠) is the forward voltage gain transfer function of the opamp, the closed-loop

forward gain is

Figure 2.9 Negative feedback system with ideal opamp having zero output
impedance and infinite input impedance and voltage gain transfer function 𝑨(𝒔).
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𝐴𝑓 = A(s) 𝑅

𝑅2

(2.7)

1 +𝑅2

and the feedback factor is 𝛽𝑓 = 𝑅1 ⁄𝑅2 . For the single-pole model of 𝐴(𝑠) in (2.3) this
becomes

𝐻(𝑠) = −

𝑅2
𝑅1 +𝑅2
𝑅
𝑠+𝑝1 �1+𝐴𝐷𝐶 1 �
𝑅1 +𝑅2

𝑝1 𝐴𝐷𝐶

(2.8)

with a DC gain of

𝐻𝐷𝐶 = |𝐻(0)| =

𝑅2
𝑅1 +𝑅2
𝑅
1+𝐴𝐷𝐶 1
𝑅1 +𝑅2

𝐴𝐷𝐶

𝐴𝐷𝐶𝑓

= 1+𝐴

𝐷𝐶𝑓 𝛽𝐷𝐶𝑓

(2.9)

and -3 dB bandwidth of

where

𝑝1𝐻 = 𝑝1 �1 + 𝐴𝐷𝐶𝑓 𝛽𝐷𝐶𝑓 �

𝐴𝐷𝐶𝑓 = 𝐴𝐷𝐶 𝑅

𝑅2

1 +𝑅2

(2.10)

(2.11)

and 𝛽𝐷𝐶𝑓 = 𝛽𝑓 = 𝑅1 ⁄𝑅2 .

In this traditional analysis, the loop gain 𝐴𝑓 𝛽𝑓 and 𝐴𝐷𝐶𝑓 𝛽𝐷𝐶𝑓 are designed such that they

are much greater than one, and the closed-loop gain simplifies to 𝐻(𝑠) ≈ − 1⁄𝛽𝑓 .
2.4.2.1 Input and Output Impedance

The ideal operational amplifier has infinite input impedance but finite output impedance.
In the case of output impedance, the output terminal of the opamp is connected directly to
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the output net. The ideal source and sink capabilities of that opamp are not altered by the
application of negative feedback which means that the output impedance remains ideal as
𝑍𝑜𝑢𝑡 = 0.

The input impedance, however, is altered because the input signal does not drive the
opamp directly, but instead drives the feedback network. Analysis of this network means
the input impedance of the negative feedback amplifier is
𝑍𝑖𝑛 (𝑠) =

𝑅1 �1+𝐴(𝑠)�+𝑅2
�1+𝐴(𝑠)�

≈ 𝑅1.

(2.12)

This approximation of 𝑅1 holds true if 𝐴(𝑠) is large, as is the case in traditional feedback
design systems. This implies that the infinite input impedance has been reduced by the

application of feedback. Figure 2.10 shows this 𝑍𝑖𝑛 reduction for various values of 𝐴𝐷𝐶 .

One often un-discussed repercussion of (2.12) is that the previously frequency-

Figure 2.10 DC input impedance of a negative feedback amplifier versus 𝑨𝑫𝑪 with
𝑹𝟏 = 𝟏 kΩ and 𝑹𝟐 = 𝟐 kΩ, and therefore 𝜷 = 𝟎. 𝟓.
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independent input impedance now has frequency dependence. Applying the single-pole
model (2.3), 𝑍𝑖𝑛 becomes
𝑍𝑖𝑛 (𝑠) = �

𝑠+𝑝1 �

𝑅1
𝑅
(1+ADC )+ 2 �
𝑅1 +𝑅2
𝑅1 +𝑅2

𝑠+𝑝1 (1+ADC )

� (𝑅1 + 𝑅2 ).

(2.13)

which contains a zero at
𝑧1𝑖𝑛 = 𝑝1 �𝑅

𝑅1

1 +𝑅2

(1 + 𝐴𝐷𝐶 ) +

𝑅2

𝑅1 +𝑅2

�

(2.14)

and a pole at
𝑝1𝑖𝑛 = 𝑝1 (1 + 𝐴𝐷𝐶 ).

(2.15)

Figure 2.11 shows this frequency behavior for various values of 𝐴𝐷𝐶 . This figure shows

that as the frequency increases, the input impedance increases in magnitude and therefore

Figure 2.11 Magnitude of 𝒁𝒊𝒏 (𝒔) versus frequency for negative feedback amplifiers
with 𝒑𝟏 = 𝟏𝟎𝟎𝟎 Hz, 𝑹𝟏 = 𝟏 kΩ, and 𝑹𝟐 = 𝟐 kΩ.
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becomes more ideal.
2.4.2.2 Negative Feedback with Input-Referred Offset
While many designs attempt to minimize it, every amplifier has input-referred offset. The
negative feedback opamp shown in Figure 2.12 shows an ideal opamp with DC gain 𝐴𝐷𝐶

and an input-referred offset of 𝑉𝑜𝑠 . Since input-referred offset is a DC value, there is no
frequency dependence in this analysis. The effects of this offset are calculated at the
output of the opamp

𝐻𝑜𝑠 =

𝑉𝑜𝑢𝑡
𝑉𝑜𝑠

=

𝐴𝐷𝐶

𝑅
1+𝐴𝐷𝐶 1
𝑅1 +𝑅2

=

𝐴𝐷𝐶𝑓 �1+𝛽𝐷𝐶𝑓 �
1+𝐴𝐷𝐶𝑓 𝛽𝐷𝐶𝑓

(2.16)

and then the output value, 𝑉𝑜𝑢𝑡 , is divided by the open-loop gain, 𝐻𝐷𝐶 , to derive the
input-referred offset expression

𝐻

𝑉𝑜𝑠,𝑖𝑛 = H 𝑜𝑠 𝑉𝑜𝑠 = −�1 + 𝛽𝐷𝐶𝑓 �𝑉𝑜𝑠 .
DC

(2.17)

In this traditional analysis, 𝛽𝐷𝐶𝑓 is less than one, but greater than zero. This implies that

the input-referred offset of the baseline amplifier is increased through the application of
negative feedback.

Figure 2.12 Negative feedback system with ideal opamp having input-referred
offset, 𝑽𝒐𝒔 .
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2.4.2.3 Negative Feedback with Input-Referred Noise
Another important amplifier parameter is input-referred noise. While it is well known
that the addition of resistive elements to a circuit will add resistive thermal noise, the
application of negative feedback will shape this noise. To calculate this effect,
superposition is used on the amplifier in Figure 2.13 to calculate each noise source’s
effect on the output signal. The contribution from the baseline amplifier noise is

𝑉𝑜𝑢𝑡,𝑒𝑎 = 𝑒𝑎

𝐴𝑓 �1+𝛽𝑓 �
1+𝐴𝑓 𝛽𝑓

(2.18)

where 𝑒𝑎 is the baseline amplifier input-referred noise. The contributions from the
feedback resistors 𝑅1 and 𝑅2 can be calculated as

𝐴

𝑉𝑜𝑢𝑡,𝑒1 = −𝑒1 1+𝐴𝑓 𝛽

𝑓 𝑓

(2.19)

and
𝐴 𝛽𝑓

𝑉𝑜𝑢𝑡,𝑒2 = 𝑒2 1+𝐴𝑓

𝑓 𝛽𝑓

(2.20)

respectively. Summing the square of these signals to get the total noise power at the

Figure 2.13 Negative feedback system with ideal opamp having input-referred noise
noise and resistive feedback with thermal noise sources.
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output gives

2
𝑉𝑜𝑢𝑡
= 𝑒𝑎2 �

𝐴𝑓 �1+𝛽𝑓 �
1+𝐴𝑓 𝛽𝑓

2

𝐴

2

𝐴 𝛽𝑓

� + 𝑒12 �1+𝐴𝑓 𝛽 � + 𝑒22 �1+𝐴𝑓
𝑓 𝑓

𝑓 𝛽𝑓

2

� .

(2.21)

Finally, referring this output noise power back to the input by diving by the closed-loop
gain squared gives

2
2
𝐸𝑖𝑛
= 𝑉𝑜𝑢𝑡
�

1+𝐴𝑓 𝛽𝑓
𝐴𝑓

2

� .

2

(2.22)

2

2
2
This expression simplifies to 𝐸𝑖𝑛
= 𝑒𝑎2 �1 + 𝛽𝑓 � + 𝑒12 + 𝑒22 𝛽𝑓2 , and 𝐸𝑖𝑛
= 𝑒𝑎2 �1 + 𝛽𝑓 � +

4𝑘𝑇∆𝑓𝑅1 �1 + 𝛽𝑓 �.

While the resistive components of thermal noise are new, the input-referred noise from
2

the opamp itself is shaped by �1 + 𝛽𝑓 � . Because 𝛽𝑓 is between zero and one, this

represents an increase in the input-referred noise of the negative feedback structure.
2.4.2.4 Negative Feedback Gain-Bandwidth Product

In the ideal block diagram analysis of positive feedback, the GBP remained constant
before and after the application of negative feedback. In the case of the opamp analysis,
the same single-pole model can be assumed for the baseline amplifier. In this case, the
DC gain of the negative feedback amplifier is known, and the -3 dB bandwidth becomes
𝑝1𝐻 = 𝑝1 �1 + 𝐴𝐷𝐶𝑓 𝛽𝐷𝐶𝑓 � and the gain-bandwidth product can be calculated as
𝐺𝐵𝑃 =

𝑅2

𝑅1 +𝑅2
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𝐴𝐷𝐶 𝑝1 .

(2.23)

Comparing this value to the baseline amplifier gain-bandwidth product, the gainbandwidth product ratio can be defined as
𝐺𝐵𝑃𝑟 = 𝑅

𝑅2

1 +𝑅2

1

= 1+𝛽

𝐷𝐶𝑓

.

(2.24)

With 𝛽𝐷𝐶𝑓 assumed to be between zero and one, the 𝐺𝐵𝑃𝑟 will always be less than one.
This means that the gain-bandwidth product conservation shown in the block diagram

analysis does not hold true in a more realistic implementation of negative feedback. This
𝐺𝐵𝑃𝑟 decrease is primarily due to the closed-loop forward gain, 𝐴𝐷𝐶𝑓 , degradation by the
feedback resistive divider ratio. This degradation is illustrated in Figure 2.14. This

simulation was performed with the same parameters as Figure 2.9 with 𝐴𝐷𝐶 = 1000 V/V,

𝑝1 = 1 kHz, 𝑅1 = 1 kΩ, and 𝑅2 = 2 kΩ.
2.4.3 Differential Amplifier Analysis

To review some of the more nuanced behavior of negative feedback, a more realistic

Figure 2.14 Negative feedback system with ideal opamp gain bandwidth product
degradation with 𝑨𝑫𝑪 = 𝟏𝟎𝟎𝟎, 𝒑𝟏 = 𝟏𝟎𝟎𝟎 Hz, 𝑹𝟏 = 𝟏 kΩ, and 𝑹𝟐 = 𝟐 kΩ.
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structure of a typical differential amplifier is used. Figure 2.15 shows a differential
amplifier with resistive negative feedback via 𝑅1 and 𝑅2 resistors. Nodal analysis of the

small-signal model of this amplifier, shown in Figure 2.16, gives the voltage gain transfer
function

𝐻=

𝑉𝑜𝑢𝑡
𝑉𝑖𝑛

=

𝑅
𝑅2
𝑅
∙ 2 �𝑔 𝑅 − 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2 𝑚 𝐿 𝑅2
𝑅
𝑅
𝑅
1+ 2 ∙ 1 �𝑔𝑚 𝑅𝐿 − 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2
𝑅2

𝐴

= 1+𝐴𝑓 𝛽

𝑓 𝑓

(2.25)

Figure 2.15 Differential amplifier with differential negative feedback formed by the
resistive network 𝑹𝟏 and 𝑹𝟐 .

Figure 2.16 Small-signal model of negative feedback differential amplifier using the
virtual ground principal of common-source node of the input differential pair.
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where 𝑔𝑚 is the small-signal transconductance of the input MOSFETs, the closed-loop

forward gain is defined as

𝐴𝑓 = 𝑅

𝑅2

2 +𝑅𝐿

∙𝑅

𝑅2

1 +𝑅2

𝑅

�𝑔𝑚 𝑅𝐿 − 𝑅𝐿�
2

(2.26)

and the feedback factor is defined as 𝛽𝑓 = 𝑅1 ⁄𝑅2 .

In this model the small-signal output impedance of the input devices, 𝑟𝑜 , is assumed to be
very large for clarity. However, 𝑟𝑜 could easily be factored into the load component,

𝑅𝐿 = 𝑅𝐿 ||𝑟𝑜 . This result is identical to the ideal opamp case. However, because the openloop gain 𝐴𝑓 is degraded by a series of resistive dividers, the assumption of 𝐴𝑓 𝛽𝑓 being

much greater than one may not always hold true.

2.4.3.1 Negative Feedback with Input-Referred Offset
This analysis shows how applying negative feedback to a differential amplifier circuit

Figure 2.17 Differential amplifier with input-referred offset, 𝑽𝒐𝒔 and differential
negative feedback formed by the resistive network 𝑹𝟏 and 𝑹𝟐 .
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with input-referred offset, 𝑉𝑜𝑠 , affects that offset. Figure 2.17 shows such an example

amplifier. In this analysis, first the offset transfer function of 𝑉𝑜𝑠 to 𝑉𝑜𝑢𝑡 is defined
𝐻𝑜𝑠 =

𝑉𝑜𝑢𝑡
𝑉𝑜𝑠

=

𝑅2
(𝑔 𝑅 )
𝑅2 +𝑅𝐿 𝑚 𝐿
𝑅
𝑅
𝑅
1+ 2 ∙ 1 �𝑔𝑚 𝑅𝐿 − 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2
𝑅2

.

(2.27)

From this expression, the input-referred offset can be found by dividing 𝑉𝑜𝑢𝑡 by the
forward voltage gain, 𝐻(𝑠),

𝑉𝑜𝑠,𝑖𝑛 =

Vout
H

𝑉𝑜𝑠 =

𝑔𝑚 𝑅𝐿 �1+𝛽𝑓 �
𝑅
𝑔𝑚 𝑅𝐿 − 𝐿
𝑅2

𝑉𝑜𝑠 .

(2.28)

Under the assumption that 𝑔𝑚 𝑅𝐿 is larger than 𝑅𝐿 ⁄𝑅2 , this expression can be simplified
to 𝑉𝑜𝑠,𝑖𝑛 ≈ �1 + 𝛽𝑓 �𝑉𝑜𝑠 .

While 𝛽𝑓 can take on many values, it is always a positive quantity in negative feedback

and usually less than one. As a result, the input-referred offset of the negative feedback
amplifier is increased from that of the baseline amplifier by a factor of �1 + 𝛽𝑓 �.
2.4.3.2 Negative Feedback with Input-Referred Noise

Calculating the input-referred noise of the negative feedback differential amplifier is also
an important concept to look at. In Figure 2.18 the resistor noise sources are modeled as
𝑒1 and 𝑒2 while the input-referred noise of the baseline amplifier is defined as 𝑒𝑎 . Using
superposition to calculate each noise source’s impact on the output, the baseline amplifier
noise contribution is

𝑉𝑜𝑢𝑡,𝑒𝑎 = 𝑒𝑎

𝑅2
(𝑔 𝑅 )
𝑅2 +𝑅𝐿 𝑚 𝐿
𝑅
𝑅2
𝑅1
1+
∙
�𝑔 𝑅 − 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2 𝑚 𝐿 𝑅2
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(2.29)

while the contribution from 𝑅1 is
𝑉𝑜𝑢𝑡,𝑒1 = 𝑒1

𝑅
𝑅2
𝑅
∙ 2 �𝑔 𝑅 − 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2 𝑚 𝐿 𝑅2
𝑅
𝑅
𝑅
1+ 2 ∙ 1 �𝑔𝑚 𝑅𝐿 − 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2
𝑅2

and finally 𝑅2 ’s contribution is
𝑉𝑜𝑢𝑡,𝑒2 = −𝑒2

(2.30)

𝑅
𝑅2
𝑅
∙ 1 �𝑔 𝑅 + 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2 𝑚 𝐿 𝑅1
𝑅
𝑅
𝑅
1+ 2 ∙ 1 �𝑔𝑚 𝑅𝐿 − 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2
𝑅2

.

(2.31)

The squared sum of these contributions leads to a total RMS noise at the amplifier output
2
2
2
2
= 𝑉𝑜𝑢𝑡,𝑒𝑎
+ 𝑉𝑜𝑢𝑡,𝑒1
+ 𝑉𝑜𝑢𝑡,𝑒2
.
of 𝑉𝑜𝑢𝑡

Transferring this quantity back to the input gives an input-referred noise of

Figure 2.18 Differential amplifier with differential negative feedback and noise
sources consisting of the differential amplifier input-referred noise, 𝒆𝒂 , and the
thermal noise of resistors 𝑹𝟏 and 𝑹𝟐 , 𝒆𝟏 and 𝒆𝟐 .
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2
2
𝐸𝑖𝑛
= 𝑉𝑜𝑢𝑡
�

1+𝐴𝑓 𝛽𝑓
𝐴𝑓

�

2

(2.32)

which expands to

2
𝐸𝑖𝑛

=

2
2 𝑔𝑚 𝑅𝐿 �1+𝛽𝑓 �
𝑒𝑎 �
�
𝑅
𝑔𝑚 𝑅𝐿 − 𝐿
𝑅2

+

2𝑒12

+

𝑅 2
𝑔𝑚 𝑅𝐿 + 𝐿
𝑅1
2
2𝑒2 �𝛽𝑓
𝑅 � .
𝑔𝑚 𝑅𝐿 − 𝐿

(2.33)

𝑅2

Applying the thermal noise contributions from the resistors 𝑅1 and 𝑅2 gives the inputreferred noise as

2
𝐸𝑖𝑛

=

2
2 𝑔𝑚 𝑅𝐿 (1+𝛽)
𝑒𝑎 �
𝑅 �
𝑔𝑚 𝑅𝐿 − 𝐿
𝑅2

+ 8𝑘𝑇∆𝑓𝑅1 + 8𝑘𝑇∆𝑓𝑅2 �𝛽𝑓

𝑅 2
𝑔𝑚 𝑅𝐿 + 𝐿
𝑅1

𝑅
𝑔𝑚 𝑅𝐿 − 𝐿
𝑅2

�

(2.34)

2
which simplifies to 𝐸𝑖𝑛
≈ 𝑒𝑎2 (1 + 𝛽)2 + 8𝑘𝑇∆𝑓𝑅1 �1 + 𝛽𝑓 � under the condition that

𝑔𝑚 𝑅𝐿 is greater than 𝑅𝐿 ⁄𝑅2 . This relationship shows that the input-referred noise of the
2

amplifier is increased by a factor of �1 + 𝛽𝑓 � . This noise increase is in addition to the
thermal noise contributions from 𝑅1 and 𝑅2 .

2.4.3.3 Negative Feedback Common-Mode Rejection Ratio
The baseline amplifier CMRR is well understood to be 𝐶𝑀𝑅𝑅𝑂𝐿 = 1 + 2𝑔𝑚 𝑅𝑡𝑎𝑖𝑙 [51],
[52], [54] where 𝑅𝑡𝑎𝑖𝑙 is the output impedance of the current source in the differential
pair’s source terminals as shown in Figure 2.19. Using the half-amplifier model, the

common-mode gain, 𝐻𝑐 , can be calculated as a function of 𝐶𝑀𝑅𝑅𝑂𝐿
𝐻𝑐 =

𝑔 𝑅
𝑅
𝑅2
𝑅
∙ 2 � 𝑚 𝐿 − 𝐿�
𝑅2 +𝑅𝐿 𝑅1 +𝑅2 𝐶𝑀𝑅𝑅𝑂𝐿 𝑅2
𝑔 𝑅
𝑅
𝑅
𝑅
1+ 2 ∙ 1 � 𝑚 𝐿 − 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2 𝐶𝑀𝑅𝑅𝑂𝐿 𝑅2
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𝐴

= 1+𝐴𝑓,𝑐 𝛽

𝑓,𝑐 𝑓

(2.35)

where
𝐴𝑓,𝑐 = 𝑅

𝑅2

2 +𝑅𝐿

∙𝑅

𝑅2

1 +𝑅2

𝑔 𝑅

𝑅

𝑚 𝐿
�𝐶𝑀𝑅𝑅
− 𝑅𝐿�
𝑂𝐿

2

(2.36)

and 𝛽𝑓,𝑐 = 𝑅1 ⁄𝑅2 .

CMRR is defined as the ratio of the differential gain to the common-mode gain. The

CMRR of the negative feedback amplifier is shown to be
𝐴

𝐴

𝐶𝑀𝑅𝑅 = �𝐴𝑓 � = 𝐴 𝑓 ∙
𝑐

𝑓,𝑐

1+𝐴𝑓,𝑐 𝛽𝑓
1+𝐴𝑓 𝛽𝑓

.

(2.37)

2.4.3.4 Negative Feedback Gain-Bandwidth Product
To observe the effects of negative feedback on gain-bandwidth product in the differential
amplifier, the frequency response of the baseline amplifier is calculated as

Figure 2.19 Differential amplifier with differential negative feedback for CMRR
analysis with finite output impedance, 𝑹𝒕𝒂𝒊𝒍 , current source supplying the input
differential pair.
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𝑔 𝑅𝐿
𝐿 𝐶𝐿

(2.38)

𝑚
𝐴(𝑠) = 1+𝑠𝑅

where 𝐶𝐿 is the capacitive load as shown in Figure 2.20. The DC gain of this amplifier is

𝐴𝐷𝐶 = 𝑔𝑚 𝑅𝐿 and the -3 dB bandwidth is 𝑝1 = 1⁄(𝑅𝐿 𝐶𝐿 ) yielding a gain-bandwidth
product of 𝐺𝐵𝑃 = 𝑔𝑚 ⁄𝐶𝐿 .

Analysis of the negative feedback structure with the same capacitive load as in Figure
2.21 gives a transfer function

𝐻(𝑠) =

𝑅
𝑅2
𝑅2
�𝑔 𝑅 − 𝐿 �
𝑅1 +𝑅2 𝑅2 +𝑅𝐿 𝑚 𝐿 𝑅2
𝑅 𝑅 𝐶
𝑅
𝑅
𝑅2
𝑠 2 𝐿 𝐿 +1+ 1
�𝑔 𝑅 − 𝐿 �
𝑅2 +𝑅𝐿
𝑅1 +𝑅2 𝑅2 +𝑅𝐿 𝑚 𝐿 𝑅2

.

(2.39)

The DC gain here is as was previously defined, and the −3 dB bandwidth is
𝑝1𝐻 = 𝑝1

𝑅2 +𝑅𝐿
𝑅2

�1 + 𝐴𝑓 𝛽𝑓 �

(2.40)

Figure 2.20 Differential amplifier with capacitive load, 𝑪𝑳 , for frequency response
analysis.

37

yielding a gain-bandwidth product of
𝐺𝐵𝑃 = 𝑝1 𝑅

𝑅2

1 +𝑅2

𝑅

�𝑔𝑚 𝑅𝐿 − 𝑅𝐿�
2

(2.41)

Figure 2.21 Differential amplifier with negative feedback and capacitive load, 𝑪𝑳 ,
for frequency response analysis.

Figure 2.22 Differential amplifier with negative feedback gain bandwidth product
with 𝒈𝒎 = 𝟏 S, 𝑹𝑳 = 𝟏 kΩ, 𝑪𝑳 = 𝟏 µF, 𝑹𝟏 = 𝟏 kΩ, and 𝑹𝟐 = 𝟐 kΩ.
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and a gain-bandwidth product ratio of
𝐺𝐵𝑃𝑟 = 𝑅

𝑅2

2 +𝑅𝐿

�1 − 𝑔

1

𝑚 𝑅2

�.

(2.42)

Both multiplicands in this equation are less than one. This corresponds to a decrease in
the gain-bandwidth product of the negative feedback differential amplifier. Figure 2.22
shows an example of this degradation with 𝑔𝑚 = 1 S, 𝑅𝐿 = 1 kΩ, 𝐶𝐿 = 1 µF, 𝑅1 = 1 kΩ,

and 𝑅2 = 2 kΩ. While these 𝑔𝑚 and 𝐶𝐿 values are unrealistic for a single stage

differential amplifier implemented on an IC, there are used here for comparison to the
other analyses.

2.5 Summary
This chapter has discussed the issues facing analog circuit designers working in modern
sub-100 nm technologies. Specifically, the maximum intrinsic gain of transistors used in
these designs has begun to degrade to the point of complicating traditional analog design
techniques. While these device degradations are the natural course of process scaling, it is
outside of the scope of a typical analog circuit design to address these issues at a process
level. Therefore, the circuit designer must apply circuit solutions to address these process
problems.
New techniques have been proposed to address this MIG degradation problem and design
in scaled technologies in general. While some of these proposals are useful in some
applications, there are fundamental issues with each that would prevent its general
widespread use in analog circuit design. As an addition to these techniques, this work
proposes a new design methodology to address these process issues. A formal review of
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negative feedback design techniques and implications was provided as a basis for
discussion of the new proposed design methodology in this work.
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CHAPTER 3
APPROACH
The degradation of intrinsic gain with technology scaling was described in the previous
chapter. As a circuit designer, the process is predefined and has characteristics and
performance optimized for digital circuitry. Therefore any useful solution must be circuitbased. As is the case with any circuit solution, there is no single ideal topology that will
address all problems.

3.1 Positive Feedback Theory
Applying positive feedback to traditional amplifier topologies is the lowest risk circuit
solution to intrinsic gain degradation in scaled technology [55], [56]. Positive feedback
has been discussed previously in the literature and can be broken down into two
categories: digital positive feedback and analog positive feedback. The digital positive
feedback is used in digital switching circuits to cause transitions to occur more quickly,
to add hysteresis, or to reduce power consumption in low power modes [57], [59]. This
methodology is of little concern to analog design as the input and output signals are
generally rail-to-rail. The digital positive feedback circuits generally have little concern
for linearity.
The second type of positive feedback is applied to analog circuitry. Because of the
sensitive nature of positive feedback and a high likelihood of causing amplifier
instability, most treatments of analog positive feedback are extremely topology-specific
as in [60] - [68] and most famously, the regenerative AM receiver by Armstrong in 1914
[69]. This implies that the positive feedback presented in that work can only be used
with those topologies. The most generic description of positive feedback is shown in [70]
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but speaks of it in the context of using negative feedback in a larger loop to keep the
system stable. It does not address where and when positive feedback may be used on its
own and to what extent it will change the system performance. Additionally, positive
feedback has been proposed for self-biasing [71] which does not incorporate feedback on
the entire amplifier as well as for RF low-noise amplifiers (LNA) [72], [73]. The
application to LNAs is the closest to the goals achieved by this work. Because LNAs are
generally low gain to start with, the authors were able to apply positive feedback in a
stable fashion. However, this positive feedback is still strictly defined by the amplifier
topology. The work presented here treats positive feedback in the most generic manner as
it could possibly be applied to any circuit topology with the addition of only small
resistors and without a larger negative feedback loop.
The analysis in this section is meant to closely model the negative feedback analysis
commonly found in text books [51]. The models and implementations have been changed
to form positive feedback systems, but much of the sub-circuit nomenclature has
remained the same. The purpose of this is to facilitate comparisons between negative
feedback work.
3.1.1 Generalized Theory
Figure 3.1 shows a positive feedback system. The only difference between this and the
negative feedback system is that the difference node of the negative feedback system has
become a summation node. The equivalent system of this configuration can be shown to
be
𝐻(𝑠) =

𝑌(𝑠)

𝑋(𝑠)

=
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𝐴(𝑠)

1−𝐴(𝑠)𝛽(𝑠)

.

(3.1)

The loop gain of this system, 𝐿𝐺 = 𝐴(𝑠)𝛽(𝑠), is critical in defining the performance of

the closed-loop system. Figure 3.2 shows the relationship between 𝐻(𝑠) and 𝐿𝐺 for

𝐴(𝑠) = 10. The purpose of applying positive feedback to an amplifier is to increase the
gain of the open-loop amplifier, 𝐴(𝑠). Evaluating (3.1) under the condition of increased

gain, if the value of the 𝐿𝐺 is greater than zero and less than one, then the value of 𝐻(𝑠)
will be larger than the value of 𝐴(𝑠).

For the 𝐿𝐺 range of one to two, the magnitude of 𝐻(𝑠) will be greater than the magnitude
of 𝐴(𝑠), but its phase will have shifted 180°. In a linear system, this phase shift would

Figure 3.1 Generalized positive feedback system with forward gain 𝑨(𝒔) and
feedback factor 𝜷(𝒔).

Figure 3.2 Positive feedback system, 𝑯(𝒔), versus loop gain with 𝑨(𝒔) = 𝟏𝟎.
43

not have an impact on the amplifier’s performance. Considerations in the frequency
domain, however, prevent this secondary range’s usefulness and stability.
3.1.1.1 Stability Considerations for Positive Feedback
To investigate general stability considerations, the single-pole open-loop system model in
(2.3) can be applied to the positive feedback system. The resulting frequency-dependent
system is
𝐴𝐷𝐶 ∙𝑝1
.
1 (1−𝐴𝐷𝐶 𝛽)

𝐻(𝑠) = 𝑠+𝑝

(3.2)

The closed-loop gain of this system is 𝐻𝐷𝐶 = 𝐴𝐷𝐶 ⁄(1 − 𝐴𝐷𝐶 𝛽) with a −3 dB bandwidth
of 𝑝1𝐻 = 𝑝1 (1 − 𝐴𝐷𝐶 𝛽). As is the case with the negative feedback system, the gain-

bandwidth product remains constant as compared to the open-loop amplifier at 𝐺𝐵𝑃 =
𝑝1 𝐴𝐷𝐶 .

Figure 3.3 Step response of equivalent magnitude 𝑯(𝒔) positive feedback systems –
stable, 𝜷 = 𝟎. 𝟎𝟓, and unstable, 𝜷 = 𝟎. 𝟏𝟓, with 𝑨𝑫𝑪 = 𝟏𝟎 and 𝒑𝟏 = 𝟏 kHz.
44

The step response in the time domain of two example systems is shown in Figure 3.3
with 𝐴𝐷𝐶 = 10, 𝑝1 = 1 kHz, and two feedback factors 𝛽1 = 0.05 and 𝛽2 = 0.15. The
resulting closed-loop systems are

𝐻1 (𝑠) =

10,000

=𝑠

20

𝐻2 (𝑠) =

10,000

=𝑠

20

𝑠+500

�500+1

(3.3)

and

𝑠−500

.

�500−1

(3.4)

The only difference between (3.3) and (3.4) is the sign of the pole location. Shown in
Figure 3.5, system 𝐻1 (𝑠) has a left-half plane (LHP) pole because 𝑠 = −500 on the

complex Cartesian coordinate system is to the left of the imaginary axis. 𝐻2 (𝑠) on the

other hand, has a right-half plane (RHP) pole with 𝑠 = 500.

Figure 3.4 Step response of systems with various phase margins with 𝑨𝑫𝑪 = 𝟏𝟎𝟎𝟎
and 𝝎𝑼𝑮𝑭 = 𝟏 rad∕s .
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Figure 3.3 shows the systems’ response to a unit step input. The system with the LHP
pole is stable and achieves a final value of 𝑉𝑜𝑢𝑡 (𝑡) = 20. The output of the RHP pole
system, however, is unbounded with a bounded input. This implies that the system is
unstable.
Therefore for a positive feedback system to remain stable, the closed-loop system must
contain only LHP poles. Any RHP pole would cause instability. In terms of the system
described by (3.2), this implies (1 − 𝐴𝐷𝐶 𝛽) > 0. This can be combined with the
previously defined condition to increase the closed-loop gain. This implies a second

bound of 𝐴𝐷𝐶 ⁄(1 − 𝐴𝐷𝐶 𝛽) > 𝐴𝐷𝐶 . Under these conditions and 𝐴𝐷𝐶 > 0, the range of

valid feedback factors can be shown to be

1

0<𝛽<𝐴 .
𝐷𝐶

(3.5)

Equation (3.5) illustrates the fundamental problem with applying positive feedback using
This image cannot currently be displayed.

Figure 3.5 Pole plot for stable, 𝜷 = 𝟎. 𝟎𝟓, and unstable, 𝜷 = 𝟎. 𝟏𝟓, positive feedback
amplifiers with 𝑨𝑫𝑪 = 𝟏𝟎 and 𝒑𝟏 = 𝟏 kHz.
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traditional design methodologies. Because amplifiers are generally designed to have large
𝐴𝐷𝐶 , the valid range of feedback factors becomes extremely narrow. In scaled

technologies, however, the 𝑔𝑚 𝑟𝑜 product has a strong impact on amplifier gain and is
decreasing, thereby decreasing 𝐴𝐷𝐶 . This means that as technologies are scaled, the

application of positive feedback becomes more feasible. The very problem that this work
is meant to address is also what makes the solution of positive feedback feasible.
To summarize, the stability criteria for a positive feedback system design are
𝐻𝐷𝐶 > 𝐴𝐷𝐶
𝑝1𝐻 > 0

(3.6)

3.1.1.2 Traditional Stability Considerations

Traditional stability analysis of a negative feedback system involves observing the
magnitude and phase of the LG, 𝐴(𝑠)𝛽(𝑠) [51] - [53], [74] - [76]. Qualitatively, the
stability analysis can be described in terms of the ideal negative feedback system in

Figure 2.7. As long as the difference node remains a difference node, the system will
remain stable. However, because of the frequency dependence of the LG, the phase will
change. If this phase change reaches ±180°, the difference node essentially becomes a

summation node. For a system with sufficient poles and zeros to achieve ±180° phase

shift, this transformation is inevitable. The stability of the system, however, is a function

of the magnitude of the LG when this phase reversal occurs. If the LG is greater than or
equal to one, the system output becomes unbounded as the error signal adds to itself and
grows in magnitude. This is regenerative positive feedback.
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Qualitatively, the stability of a system can be described by observing two calculations:
phase margin (PM) and gain margin (GM). Phase margin is the LG phase in excess of
−180° at the unity gain frequency, 𝜔𝑈𝐺𝐹 . 𝜔𝑈𝐺𝐹 is defined as the frequency at which the
gain crosses 0 dB. Mathematically, the phase margin is described as 𝑃𝑀 = 180 +
∠𝐴𝛽(𝑗𝜔𝑈𝐺𝐹 ) where ∠𝐴𝛽(𝑗𝜔𝑈𝐺𝐹 ) is the angle of the loop gain at the unity gain

frequency. With 0° or less of phase margin, the system is unstable with regenerative

positive feedback. While systems with greater than 0° of phase margin do not exhibit
regenerative positive feedback, there are time-domain considerations such as overshoot

and settling behavior. Figure 3.4 shows the behavior of multiple systems with varying
phase margin using the MATLAB model in Section A.2. This figure shows that with
more PM, the system does not overshoot or ring as much. It is necessary to point out that,
in order to evaluate PM, the loop gain transfer function must contain at least one pole in
order for the gain to cross 0 dB. To model systems with phase margins below 90°, the

system needs to have at least two poles. Finally, unstable negative feedback systems with
regenerative positive feedback require three or more poles for the phase to cross −180°.

Gain margin, the other common stability metric, is 0 dB minus the amount of gain when
the phase of the loop gain is −180°. The frequency at which this occurs is 𝜔𝐼𝑁𝑉 , meaning

the gain margin of the loop gain is 𝐺𝑀 = −𝐴𝛽(𝑗𝜔𝐼𝑁𝑉 ). In order to evaluate GM, the

loop gain transfer function must contain at least three poles for the gain to cross −180° –
a two pole system’s phase will approach −180° but not cross it.
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3.1.1.3 Positive Feedback and Phase Margin
Equation (3.5) limits 𝛽 with respect to 𝐴𝐷𝐶 to achieve a stable and improved gain positive

feedback system. This constraint can be manipulated to define limits on the loop gain,
specifically 0 < 𝐿𝐺 < 1. This limit means that the loop gain of a stable positive feedback

system will never cross 0 dB, leaving PM undefined. However, this fact is not

problematic in that the LG range also prevents regenerative positive feedback from ever

occurring. The signal fed back into the summation node is defined to always be less than
one. Therefore, PM itself is not a measure of stability in positive feedback systems.
Instead the requirement of LHP poles is the sole consideration for stabilization.
Although the system may be stable under the LHP pole criterion, it is still important to
understand how positive feedback moves the poles of the open-loop amplifier. This is
specifically important in the case that the positive feedback amplifier is used in a larger
negative feedback system as has been proposed in [60]. To observe the effects on the pole
locations, a two-pole system can be inserted into (3.1) for the forward amplifier
𝐴𝐷𝐶
1 )(1+𝑠 ⁄𝑝2 )

(3.7)

𝐴(𝑠) = (1+𝑠⁄𝑝

where 𝑝1 is the dominant pole and 𝑝2 is a secondary higher frequency pole. This
amplifier model gives a closed-loop transfer function for frequency-independent 𝛽 as
𝐴𝐷𝐶 𝑝1 𝑝2

.

(3.8)

𝑝1 +𝑝2 −�(𝑝2 −𝑝1 )2 +4𝑝1 𝑝2 𝐴𝐷𝐶 𝛽

(3.9)

𝐻(𝑠) = 𝑠2 +𝑠(𝑝

1 +𝑝2 )+𝑝1 𝑝2 (1−𝐴𝐷𝐶 𝛽)

The poles of this new transfer function are located at

𝑝1𝐻 =

2
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and

𝑝2𝐻 =

𝑝1 +𝑝2 +�(𝑝2 −𝑝1 )2 +4𝑝1 𝑝2 𝐴𝐷𝐶 𝛽
2

.

(3.10)

Typical amplifier stabilization technique involves spreading the two poles 𝑝1 and 𝑝2 far

enough apart such that the gain crosses 0 dB before 𝑝2 has reduced the phase
significantly and degraded the phase margin. In this sense, an amplifier with large

separation between 𝑝1 and 𝑝2 is considered a stable amplifier. If we observe the pole
spread of the original amplifier Δ𝑝 = 𝑝2 − 𝑝1 and compare it to the spread of the positive

feedback amplifier using (3.9) and (3.10),

Δ𝑝𝐻 = �(𝑝2 − 𝑝1 )2 + 4𝑝1 𝑝2 𝐴𝐷𝐶 𝛽 = �Δ𝑝2 + 4𝑝1 𝑝2 𝐴𝐷𝐶 𝛽

(3.11)

it is simple to show that the positive feedback always has more pole spread than the
stand-alone amplifier for 𝐴𝐷𝐶 𝛽 > 0. Evaluating (3.11) as a Pythagorean equation [77],

we see that Δ𝑝𝐻2 = Δ𝑝2 + 4𝑝1 𝑝2 𝐴𝐷𝐶 𝛽 and can conclude that ∆𝑝𝐻 will always be larger
than ∆𝑝.

3.1.2 Ideal Operational Amplifier Analysis
The ideal opamp analysis that was performed for negative feedback can be repeated for
positive feedback using the schematic in Figure 3.6. Using nodal analysis and assuming
an opamp transfer function 𝐴(𝑠), the closed-loop transfer function is
𝐻(𝑠) =

𝑉𝑜𝑢𝑡
𝑉𝑖𝑛

=

𝑅2
𝑅1 +𝑅2
𝑅
1−A(s) 1
𝑅1 +𝑅2

A(s)
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𝐴

= 1−𝐴𝑓 𝛽

𝑓 𝑓

(3.12)

where the closed-loop forward gain is
𝐴𝑓 = 𝐴(𝑠) 𝑅

𝑅2

(3.13)

1 +𝑅2

and the feedback factor is 𝛽𝑓 = 𝑅1 ⁄𝑅2 . This result differs from the ideal block level

analysis in (3.1) in that the closed-loop forward gain is degraded by the resistive divider
factor 𝑅2 ⁄(𝑅1 + 𝑅2 ). Using the single pole model of (2.3), (3.12) becomes
𝐻(𝑠) =

𝑅2
𝑝
𝑅1 +𝑅2 1
𝑅
𝑠+𝑝1 �1−𝐴𝐷𝐶 1 �
𝑅1 +𝑅2

𝐴𝐷𝐶

= 𝑠+𝑝

𝐴𝐷𝐶𝑓 𝑝1

1 �1−𝐴𝐷𝐶𝑓 𝛽𝑓 �

(3.14)

where
𝐴𝐷𝐶𝑓 = 𝐴𝐷𝐶 𝑅

𝑅2

1 +𝑅2

.

(3.15)

This system has a DC gain of
𝐴

𝐻𝐷𝐶 = 1−𝐴𝐷𝐶𝑓 𝛽

𝐷𝐶𝑓 𝑓

and a -3 dB bandwidth of

Figure 3.6 Positive feedback system with ideal opamp having zero output
impedance, infinite input impedance, and voltage transfer function 𝑨(𝒔).
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(3.16)

𝑝1𝐻 = 𝑝1 �1 − 𝐴𝐷𝐶𝑓 𝛽𝑓 �.

(3.17)

Applying the positive feedback stability criteria of (3.6) to this system, it can be shown
that the feedback factor must adhere to

Figure 3.7 Valid 𝑨𝑫𝑪 and 𝜷𝒇 ranges for a positive feedback system with an ideal
opamp with DC gain 𝑨𝑫𝑪 .

Figure 3.8 DC gain, 𝑯𝑫𝑪 , of positive feedback systems with ideal opamp of various
𝑨𝑫𝑪 values versus 𝜷𝒇
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𝛽𝑓 < 𝐴

1

(3.18)

𝐷𝐶 −1

for stability. For improved gain the open amplifier gain must have DC gain
(3.19)

𝐴𝐷𝐶 > 1.

Figure 3.7 illustrates this relationship by highlighting the valid ranges for 𝐴𝐷𝐶 and 𝛽𝑓 .
Figure 3.8 shows the gain improvements across 𝛽𝑓 for various 𝑉𝐷𝐶 values. If (3.18) and

(3.19) are met, the resulting positive feedback system will be stable with improved gain

over the open-loop amplifier 𝐴(𝑠).

3.1.2.1 Input and Output Impedance
The application of positive feedback also modifies the impedances of the ideal opamp. As
was the case with the negative feedback opamp, the output node of the opamp is still
connected to the output of the amplifier and therefore its source and sink capabilities
remain the same. This means that the output impedance remains ideal as 𝑍𝑜𝑢𝑡 = 0.

The input impedance, however, is modified because the input to the positive feedback
amplifier is no longer the opamp itself, but instead the resistive network that forms the
feedback network. Calculating the input impedance change due to positive feedback
gives the result
𝑍𝑖𝑛 (s) = R1

1−𝐴𝑓 𝛽𝑓

1
1−𝐴𝑓 𝛽𝑓 −
1+𝛽𝑓
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=

𝑅1 �1−𝐴(𝑠)�+𝑅2
1−𝐴(𝑠)

.

(3.20)

Figure 3.9 shows this relationship for various 𝐴𝐷𝐶 values. While the high 𝐴𝐷𝐶 behavior is

similar to that of negative feedback where 𝑍𝑖𝑛 approaches 𝑅1 , a premise of this work is
that 𝐴𝐷𝐶 will not be high. Under the conditions of low 𝐴𝐷𝐶 , the behavior of the input

impedance is in contrast to that of negative feedback. For positive feedback the input
impedance is lower than its high 𝐴𝐷𝐶 value, implying that the input impedance is further

degraded from the ideal case.

Additionally, (3.20) implies that 𝑍𝑖𝑛 could become a negative number. The point at which

this occurs is identical to the stability conditions placed on 𝛽𝑓 in (3.18) or stated in the
context of Figure 3.9, 𝐴𝐷𝐶 must meet the criterion
1

𝐴𝐷𝐶 < 𝛽 + 1.
𝑓

(3.21)

3.1.2.2 Positive Feedback with Input-Referred Offset
Figure 3.10 shows a positive feedback opamp with input-referred offset 𝑉𝑜𝑠 . As stated

Figure 3.9 DC input impedance for positive feedback system with ideal opamp with
𝑹𝟏 = 𝟏 kΩ, and 𝑹𝟐 = 𝟐 kΩ.
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previously, input-referred offset is an unavoidable consequence of device mismatch in the
fabrication process. While this value can be minimized with good design practices and
circuit topologies, it cannot be eliminated altogether. The opamp offset transfer function
can be calculated as

𝐻𝐷𝐶𝑜𝑠 =

𝑉𝑜𝑢𝑡
𝑉𝑜𝑠

=

𝐴𝐷𝐶

𝑅
1−𝐴𝐷𝐶 1
𝑅1 +𝑅2

=

𝐴𝐷𝐶𝑓 �1+𝛽𝑓 �
1−𝐴𝐷𝐶𝑓 𝛽𝑓

.

(3.22)

This can be referred back to the input by dividing 𝑉𝑜𝑢𝑡 by the closed-loop gain, 𝐻(𝑠),

giving an input-referred offset of

𝑉𝑜𝑠,𝑖𝑛 =

𝐻𝐷𝐶𝑜𝑠
𝐻DC

𝑉𝑜𝑠 = �1 + 𝛽𝑓 �𝑉𝑜𝑠 .

(3.23)

As was the case with negative feedback, 𝛽𝑓 is a positive quantity and therefore input-

referred offset is increased by the application of positive feedback. Unlike negative
feedback, however, under certain 𝐴𝐷𝐶 conditions, 𝛽𝑓 can be greater than one as shown in

Figure 3.7. This creates the potential for larger increases in input-referred offset than a
negative feedback system would likely experience. This fact must be taken into
consideration when positive feedback is applied to amplifiers with very low 𝐴𝐷𝐶 values.

Figure 3.10 Positive feedback system with an ideal opamp having DC offset, 𝑽𝒐𝒔 .
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3.1.2.3 Positive Feedback with Input-Referred Noise
The effects of noise on the positive feedback opamp model can be evaluated through
analysis of Figure 3.11. Superposition is used to calculate each noise source’s effect on
the output voltage. The contribution of baseline amplifier’s input-referred noise, 𝑒𝑎 , is
𝑉𝑜𝑢𝑡,𝑒𝑎 = 𝑒𝑎

𝐴𝑓 �1+𝛽𝑓 �

.

1−𝐴𝑓 𝛽𝑓

(3.24)

The thermal noise contributions from 𝑅1 and 𝑅2 to the output voltage are calculated as
𝐴

𝑉𝑜𝑢𝑡,𝑒1 = 𝑒1 1−𝐴𝑓 𝛽

(3.25)

𝑓 𝑓

and
𝐴 𝛽𝑓

𝑉𝑜𝑢𝑡,𝑒2 = 𝑒2 1−𝐴𝑓

𝑓 𝛽𝑓

.

(3.26)

Summing the noise contributors’ power together gives the following total noise power at
the output node of

2
𝑉𝑜𝑢𝑡
= 𝑒𝑎2 �

𝐴𝑓 �1+𝛽𝑓 �
1−𝐴𝑓 𝛽𝑓

2

𝐴

2

𝐴 𝛽𝑓

� + 𝑒12 �1−𝐴𝑓 𝛽 � + 𝑒22 �1−𝐴𝑓
𝑓 𝑓

𝑓 𝛽𝑓

2

� .

(3.27)

Figure 3.11 Positive feedback system for noise analysis with noise sources of inputreferred opamp noise, 𝒆𝒂 , and thermal noise for 𝑹𝟏 and 𝑹𝟐 , 𝒆𝟏 and 𝒆𝟐 .
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2
This value is referred back to the input of the amplifier by dividing 𝑉𝑜𝑢𝑡
by the closed-

loop gain of the amplifier

2
2
𝐸𝑖𝑛
= 𝑉𝑜𝑢𝑡
�

1−𝐴𝑓 𝛽𝑓
𝐴𝑓

�

2

(3.28)

giving
2

2
𝐸𝑖𝑛
= 𝑒𝑎2 �1 + 𝛽𝑓 � + 𝑒12 + 𝑒22 𝛽𝑓2 .

(3.29)

𝑒1 and 𝑒2 are known to be thermal noise contributions so the total input-referred noise
can be further elaborated as

2

2
𝐸𝑖𝑛
= 𝑒𝑎2 �1 + 𝛽𝑓 � + 4𝑘𝑇∆𝑓𝑅1 �1 + 𝛽𝑓 �.

(3.30)

This result is identical to the negative feedback feedback result, indicating that positive
feedback does not alter input-referred noise in a fundamentally different way than
negative feedback. However, because the value of 𝛽𝑓 can become greater than one under
some 𝐴𝐷𝐶 values, care must be taken to avoid unnecessary increases in input-referred
noise.

3.1.2.4 Positive Feedback Gain-Bandwidth Product
The gain-bandwidth product can be calculated from (3.16) and (3.17), yielding
𝐺𝐵𝑃 = 𝑅

𝑅2

1 +𝑅2

𝐴𝐷𝐶 𝑝1 .

(3.31)

Comparing this to the open-loop amplifier gain-bandwidth product of 𝐴𝐷𝐶 𝑝1 , the gainbandwidth product ratio can be calculated as
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𝐺𝐵𝑃𝑟 = 𝑅

𝑅2

1 +𝑅2

1

= 1+𝛽 .
𝑓

(3.32)

This expression is identical to that of the negative feedback result, indicating that positive
feedback does not alter the gain-bandwidth product in a fundamentally different way than
negative feedback. Figure 3.12 shows this 𝐺𝐵𝑃𝑟 degradation for a range of 𝛽𝑓 values. As

is the case with other previous analysis, the extended range of 𝛽𝑓 for amplifiers with low

𝐴𝐷𝐶 can cause gain-bandwidth product degradation beyond negative feedback trends and

should be account for in baseline amplifier and positive feedback amplifier design.
3.1.3 Voltage Amplifier Model Analysis

Applying the concepts of the previous analyses to an amplifier model with non-idealities
and a realistic feedback network allows us to take the analysis a step further. Figure 3.13
shows such a model with finite input impedance, 𝑅𝑖𝑛 , non-zero output impedance, 𝑅𝑜𝑢𝑡 ,
and a feedback network formed by 𝑅1 and 𝑅2 . The output of this model is the voltage

Figure 3.12 Gain-bandwidth product ratio, 𝑮𝑩𝑷𝒓, for a positive feedback system
with an ideal opamp.
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seen at the input terminals, 𝑉𝑥 , multiplied by the amplifier’s gain transfer function, 𝐴(𝑠),

through the resistance 𝑅𝑜𝑢𝑡 . As 𝑅𝑖𝑛 , 𝑅𝑜𝑢𝑡 , and 𝐴(𝑠) are functions of the baseline
amplifier, 𝑅1 and 𝑅2 are the design handles to be adjusted to optimize amplifier

performance.

Nodal analysis of this model shows the resulting transfer function to be

𝐻(𝑠) =

𝐺 +𝐴(𝑠)𝐺𝑜𝑢𝑡
𝐺1
× 2
𝐺1 +𝐺2 +𝐺𝑖𝑛
𝐺2 +𝐺𝑜𝑢𝑡
𝐺 +𝐴(𝑠)𝐺𝑜𝑢𝑡
𝐺2
1−
× 2
𝐺1 +𝐺2 +𝐺𝑖𝑛
𝐺2 +𝐺𝑜𝑢𝑡

(3.33)

where 𝐺𝑖𝑛 , 𝐺𝑜𝑢𝑡 , 𝐺1 and 𝐺2 are the conductances of 𝑅𝑖𝑛 , 𝑅𝑜𝑢𝑡 , 𝑅1 and 𝑅2 , respectively. In
traditional feedback form, Equation (3.33) can be written as
𝐴 (𝑠)

𝐻(𝑠) = 1−𝐴𝑓 (𝑠)𝛽
𝑓

𝑓

(3.34)

where

Figure 3.13 Voltage amplifier model having finite input impedance, non-zero output
impedance, and voltage transfer function 𝑨(𝒔).
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𝐺2 +𝐴(𝑠)𝐺𝑜𝑢𝑡
1 +𝐺2 +𝐺𝑖𝑛 ) (𝐺2 +𝐺𝑜𝑢𝑡 )

𝐴𝑓 (𝑠) = (𝐺

𝐺1

(3.35)

and 𝛽𝑓 = 𝐺2 ⁄𝐺1.

Applying a single pole model of 𝐴(𝑠) to Equation (3.33) with a DC gain of 𝐴𝐷𝐶 and

−3 dB bandwidth of 𝑝1, results in 𝐻(𝑠)
𝐻(𝑠) =

𝐺1 𝐺2
(𝐺1 +𝐺2 +𝐺𝑖𝑛 )(𝐺2 +𝐺𝑜𝑢𝑡 )−𝐺22

𝐴 𝐺
𝑠+𝑝1 �1+ 𝐷𝐶 𝑜𝑢𝑡 �

𝐺2
�𝐺1 +𝐺2 +𝐺𝑖𝑛 �(𝐺2 +𝐺𝑜𝑢𝑡 )−𝐺2
2 −𝐴𝐷𝐶 𝐺2 𝐺𝑜𝑢𝑡
𝑠+𝑝1
�𝐺1 +𝐺2 +𝐺𝑖𝑛 �(𝐺2 +𝐺𝑜𝑢𝑡 )−𝐺2
2

(3.36)

with a DC gain of
𝐺1 (𝐺2 +𝐴𝐷𝐶 𝐺𝑜𝑢𝑡 )
2
1 +𝐺2 +𝐺𝑖𝑛 )(𝐺2 +𝐺𝑜𝑢𝑡 )−𝐺2 −𝐴𝐷𝐶 𝐺2 𝐺𝑜𝑢𝑡

𝐻𝐷𝐶 = (𝐺
and −3 dB bandwidth of

𝑝1𝐻 = 𝑝1 ∙ 𝛹+𝐴

𝛹

𝐷𝐶 𝐺2 𝐺𝑜𝑢𝑡

𝛷

≡𝛹

(3.37)

(3.38)

where 𝛷 and 𝛹 have been defined as the numerator and denominator, respectively, of
(3.37) for convenience.

The analysis here involves finding a range of 𝑅2 values which provide an increase in gain

but does not produce a RHP pole. The boundary value of 𝑅2 which creates the RHP pole
is also the value of 𝑅2 which causes the denominator of (3.37) to go to zero, causing the

closed-loop gain to approach infinity. The solutions to these conditions produce the
following valid 𝑅2 range
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𝑅2 > −

𝐺1 +𝐺𝑖𝑛 +𝐺𝑜𝑢𝑡 (1−𝐴𝐷𝐶 )
𝐺𝑜𝑢𝑡 (𝐺1 +𝐺𝑖𝑛 )

(3.39)

and
𝑅2 <

𝐺1 (1−𝐴𝐷𝐶 )−𝐺𝑖𝑛 𝐴𝐷𝐶 −𝐺𝑜𝑢𝑡 (1−𝐴𝐷𝐶 )𝐴𝐷𝐶

(3.40)

𝐴𝐷𝐶 𝐺𝑖𝑛 𝐺𝑜𝑢𝑡

Equation (3.39) and (3.40) show the valid feedback resistance range based on stability
and increased gain. Equation (3.39), however, suggests there might be a minimum
required gain such that the lower bound of the 𝑅2 range remains positive. Under this

condition, the open-loop gain must be at least
𝐴𝐷𝐶 > 1 +

𝐺1 +𝐺𝑖𝑛
𝐺𝑜𝑢𝑡

≈1+

𝑅𝑜𝑢𝑡

(3.41)

𝑅1

The approximation in (3.41) is based on the input impedance being much larger than 𝑅1

and 𝑅𝑜𝑢𝑡 – a reasonable expectation for MOSFET-based input stages. An additional

constraint can be placed on 𝐴𝐷𝐶 such that (3.36) does not have a RHP pole:
𝐴𝐷𝐶 < 1 + (𝑅2 + 𝑅𝑜𝑢𝑡 ) ∙ (𝐺1 + 𝐺𝑖𝑛 ) ≈

𝑅2 +𝑅𝑜𝑢𝑡
𝑅1

(3.42)

Equations (3.39) and (3.40) help place limits on the designer for 𝑅2 values given an openloop gain or feedback factor. Equations (3.41) and (3.42) help define limits for the openloop amplifier design. The combination of these four equations allows the designer to
implement positive feedback loops with this generic architecture. Figure 3.14 shows the
magnitude of 𝐻𝐷𝐶 as a function of 𝑅2 and 𝑅1 . The vertical asymptote at which 𝐻𝐷𝐶

approaches infinity corresponds to the 𝑅2 boundary described by Equation (3.39). This
𝑅2 value is the point below which the system becomes unstable.
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3.1.3.1 Input and Output Impedance
As is the case with negative feedback, applying positive feedback causes a change in the
amplifier’s input impedance. The input impedance can be described as

𝑍𝑖𝑛 (𝑠) = �𝐺1 �1 − (G

−1
𝐺1 (𝐺2 +𝐺𝑜𝑢𝑡 )
��
1 +G2 +Gin )(𝐺2 +𝐺𝑜𝑢𝑡 )−𝐺2 (𝐺2 +𝐴(𝑠)𝐺𝑜𝑢𝑡 )

(3.43)

A design adhering to the stability conditions proposed in the previous sections leads to an
amplifier with decreased input impedance. Interestingly, this quantity can become
negative under certain gain and impedance conditions. This should be an important
consideration in the design process.
The output impedance of the closed-loop amplifier is also changed by the application of
positive feedback. The resulting output impedance of the amplifier can be shown as
𝑍𝑜𝑢𝑡 (𝑠) = (G

𝐺1 +𝐺2 +𝐺𝑖𝑛

1 +G2 +Gin )(𝐺2 +𝐺𝑜𝑢𝑡 )−𝐺2 (𝐺2 +𝐴(𝑠)𝐺𝑜𝑢𝑡 )

(3.44)

Figure 3.14 Magnitude of 𝑯𝑫𝑪 versus 𝑹𝟐 for various 𝑹𝟏 values with 𝑨𝑫𝑪 = 𝟏𝟎,
𝑹𝒊𝒏 = 𝟏𝟎 MΩ, and 𝑹𝒐𝒖𝒕 = 𝟐𝟎𝟎 Ω.
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Applying the stability conditions of this work, positive feedback works to increase the
output impedance of the amplifier. These results are in contrast with negative feedback.
3.1.3.2 Positive Feedback with Input-Referred Offset
The input-referred offset of the voltage amplifier model, 𝑉𝑜𝑠 , can be referred back to the
input using the schematic in Figure 3.15. The offset transfer function can be calculated as

𝐻𝑜𝑠 (𝑠) =

𝑉𝑜𝑢𝑡
𝑉𝑜𝑠

=

𝐴𝑓 �1+𝛽𝑓 �−

𝐺2
𝐺2 +𝐺𝑜𝑢𝑡

(3.45)

1−𝐴𝑓 𝛽𝑓

and 𝑉𝑜𝑠 can be referred back to the input through the closed-loop transfer function
𝑉𝑜𝑠,𝑖𝑛 =

𝐻𝑜𝑠 (𝑠)
𝐻(𝑠)

1

𝑉𝑜𝑠 = ��1 + 𝛽𝑓 � − 𝐴

𝑓

𝐺2

𝐺2 +𝐺𝑜𝑢𝑡

� 𝑉𝑜𝑠 .

(3.46)

This expression is similar to that of the opamp model in (3.23) with the additional factor
of 𝐺2 ∕ �𝐴𝑓 (𝐺2 + 𝐺𝑜𝑢𝑡 )�. This factor will almost certainly be less than one and greater

than zero. This implies that the input-referred offset change will be reduced from that of

the opamp model. This in confirmed with analysis shown in Figure 3.16 which shows the

Figure 3.15 Voltage amplifier model with input-referred offset, 𝑽𝒐𝒔 .
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offset ratio 𝑉𝑜𝑠,𝑖𝑛 ⁄𝑉𝑜𝑠 over the valid range of 𝛽𝑓 values. While only marginally so, the

voltage amp model gives a smaller ratio, implying that the input-referred offset is not
increased as much as in the opamp model case.
3.1.3.3 Positive Feedback with Input-Referred Noise
The input-referred noise analysis for this model is performed in a similar fashion as that
of the previous positive feedback and negative feedback models. Figure 3.17 shows the
voltage amp model with noise sources from the resistive feedback, 𝑒1 and 𝑒2 , and the

input-referred noise of the amplifier, 𝑒𝑎 . Using superposition to calculate each source’s
effect on the total output noise voltage, the amplifier noise contributes

𝑉𝑜𝑢𝑡
𝑒𝑎

=

𝐴𝑓 �1+𝛽𝑓 �−

𝐺2
𝐺2 +𝐺𝑜𝑢𝑡

1−𝐴𝑓 𝛽𝑓

(3.47)

the resistor 𝑅1 contributes

Figure 3.16 Offset ratio comparison of opamp model and voltage amp model with
𝑨𝑫𝑪 = 𝟏𝟎, 𝑹𝒊𝒏 = 𝟏𝟎 MΩ, 𝑹𝒐𝒖𝒕 = 𝟐𝟎𝟎 Ω, 𝑹𝟏 = 𝟏𝟎𝟎 Ω, and 𝑹𝟐 varying with 𝜷𝒇 .
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𝑉𝑜𝑢𝑡
𝑒1

𝐴

= − 1−𝐴𝑓 𝛽

and the resistor 𝑅2 contributes
𝑉𝑜𝑢𝑡
𝑒2

=−

𝐴𝑓 𝛽𝑓 −

(3.48)

𝑓 𝑓

𝐺2
𝐺2 +𝐺𝑜𝑢𝑡

1−𝐴𝑓 𝛽𝑓

.

(3.49)

The total output noise power can be calculated by summing the squares of each of these
contributors, giving

2
𝑉𝑜𝑢𝑡

=

𝑒𝑎2 �

𝐴𝑓 �1+𝛽𝑓 �−

𝐺2
𝐺2 +𝐺𝑜𝑢𝑡

1−𝐴𝑓 𝛽𝑓

2

� +

𝐴
𝑒12 �1−𝐴𝑓 𝛽

𝑓 𝑓

2

� +

2
𝐺2
𝐴𝑓 𝛽𝑓 −
𝐺2 +𝐺𝑜𝑢𝑡
2
𝑒2 � 1−𝐴 𝛽
� .
𝑓 𝑓

(3.50)

Transposing this noise power back to the input gives
1

2
𝐸𝑖𝑛
= 𝑒𝑎2 ��1 + 𝛽𝑓 � − 𝐴

𝑓

𝐺2

𝐺2 +𝐺𝑜𝑢𝑡

2

1

� + 𝑒12 + 𝑒22 �𝛽𝑓 − 𝐴

𝑓

𝐺2

𝐺2 +𝐺𝑜𝑢𝑡

2

� .

(3.51)

Substituting the known resistive noise of 𝑒1 and 𝑒2 , the final noise expression is

Figure 3.17 Voltage amplifier model with input-referred noise, 𝒆𝒂 , and resistive
thermal noise from 𝑹𝟏 and 𝑹𝟐 , 𝒆𝟏 and 𝒆𝟐 .
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2
𝐸𝑖𝑛
=

1

𝑒𝑎2 ��1 + 𝛽𝑓 � − 𝐴

𝑓

𝐺2

𝐺2 +𝐺𝑜𝑢𝑡
1

+4𝑘𝑇Δ𝑓𝑅2 �𝛽𝑓 − 𝐴

2

� + 4𝑘𝑇Δ𝑓𝑅1

𝑓

𝐺2

𝐺2 +𝐺𝑜𝑢𝑡

�

2

.

(3.52)

As expected from previous analysis the contributions from 𝑅1 and 𝑅2 are new, but the

amplifier noise is shaped. In fact, this noise is shaped in an identical fashion to the DC
input-referred offset. In this previous section it was shown that this noise, while increased
from that of the baseline amplifier, is increased less than was the case of the ideal opamp
model.
3.1.3.4 Positive Feedback Gain-Bandwidth Product
Ideal analysis of a positive feedback structure shows the gain-bandwidth product remains
constant after applying feedback. With the non-ideal impedances in place, however, this
does not remain true. The relationship between the two can be shown as

Figure 3.18 𝑮𝑩𝑷𝒓 versus 𝑹𝟐 over valid feedback resistance range of the voltage
amplifier model with 𝑨𝑫𝑪 = 𝟏𝟎, 𝑹𝒊𝒏 = 𝟏𝟎 MΩ, 𝑹𝒐𝒖𝒕 = 𝟐𝟎𝟎 Ω, and 𝑹𝟏 = 𝟏𝟎𝟎 Ω.
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𝐺𝐵𝑃

𝐺𝐵𝑃𝑟 = 𝐺𝐵𝑃 𝐶𝐿 = 𝐴
𝑂𝐿

𝛷
[𝛹+𝐴
𝐷𝐶
𝐷𝐶 𝐺2 𝐺𝑜𝑢𝑡 ]

(3.53)

where 𝐺𝐵𝑃𝑟 is the gain-bandwidth product ratio, 𝐺𝐵𝑃𝐶𝐿 is the gain-bandwidth product of

the closed-loop amplifier and 𝐺𝐵𝑃𝑂𝐿 is the gain-bandwidth product of the open-loop
amplifier. Ideally, this ratio would be 1, but due to the non-ideal amplifier impedances it

is less than 1. However, Figure 3.18 shows that using a larger value for 𝑅2 provides a
higher 𝐺𝐵𝑃𝑟 . This is in contrast to the gain analysis as lower 𝑅2 provides a greater
increase in closed-loop gain.

3.1.4 Differential Amplifier Analysis
The final level of analysis of the positive feedback structure is performed on an actual
circuit. The differential amplifier with positive feedback is shown in Figure 3.19. The
small-signal model for analysis is shown in Figure 3.20. Performing nodal analysis on

Figure 3.19 Differential amplifier with positive feedback implemented with the
resistive network consisting of 𝑹𝟏 and 𝑹𝟐 resistors.
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this small-signal circuit yields the DC transfer function

𝐻DC =

𝑉𝑜𝑢𝑡
𝑉𝑖𝑛

=

𝑅
𝑅2
𝑅
∙ 2 �𝑔 𝑅 + 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2 𝑚 𝐿 𝑅2
𝑅
𝑅
𝑅
1− 2 ∙ 1 �𝑔𝑚 𝑅𝐿 + 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2
𝑅2

𝐴𝐷𝐶𝑓

= 1−𝐴

𝐷𝐶𝑓 𝛽𝐷𝐶𝑓

(3.54)

where the closed-loop forward gain is
𝐴𝐷𝐶𝑓 = 𝑅

𝑅2

𝑅2

∙

2 +𝑅𝐿 𝑅1 +𝑅2

𝑅

�𝑔𝑚 𝑅𝐿 + 𝑅𝐿�
2

(3.55)

and the feedback factor is 𝛽𝐷𝐶𝑓 = 𝑅1 ⁄𝑅2 . Applying the stability criteria of (3.6) to (3.54),
the feedback factor must exceed a threshold,
𝛽𝐷𝐶𝑓 > 𝐴

1

𝐷𝐶𝑓

Applying the 𝐴𝐷𝐶𝑓 and 𝛽𝐷𝐶𝑓 expressions, then

−𝑔

1

𝑚 𝑅𝐿

.

1

𝑅1 > 𝑔 .
𝑚

(3.56)

(3.57)

The analysis of (3.56) makes an additional assumption that 𝐴𝐷𝐶𝑓 is a positive number. To
ensure this case, there is a minimum value placed on 𝑅2 ,

Figure 3.20 Differential amplifier positive feedback system small-signal model under
the virtual ground approximation used previously.
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𝑅2 > 𝑅1 (𝑔𝑚 𝑅𝐿 − 1) − 𝑅𝐿 .

(3.58)

Figure 3.21 shows 𝐻𝐷𝐶 compared to 𝑔𝑚 𝑅𝐿 for various 𝑅2 values within the range defined
in this section.

3.1.4.1 Input and Output Impedance
The input of the differential amplifier drives a MOSFET directly. The input impedance of
a MOSFET is generally capacitive in nature. Figure 3.22 shows a small-signal model of
the half-circuit differential amplifier with gate-to-drain capacitance 𝐶𝑔𝑑 . The gate-to-

source capacitance, 𝐶𝑔𝑠 , will also contribute, but for reasons discussed below, 𝐶𝑔𝑑 is the

dominant capacitance affecting input impedance. Calculating the input impedance of this
structure gives
𝑍𝑖𝑛 (𝑠) =

𝑠𝑅𝐿 𝐶𝑔𝑑 +1

𝑠𝐶𝑔𝑑 (1+𝑔𝑚 𝑅𝐿 )

.

(3.59)

Figure 3.21 𝑹𝟐 sweep of positive feedback differential amplifier with 𝒈𝒎 = 𝟓𝟎 mS,
𝑹𝑳 = 𝟐𝟎𝟎 Ω, 𝑹𝟏 = 𝟏𝟎𝟎 Ω, across valid 𝑹𝟐 values.
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At low frequencies, this appears to be capacitive, but at high frequencies when 𝐶𝑔𝑑 looks

like a low impedance, the input impedance looks resistive. Assuming this transition
occurs at high frequencies beyond those of interest, the input impedance can be
simplified as being purely capacitive,
𝑍𝑖𝑛 (𝑠) ≈ 𝑠𝐶

1
𝑔𝑑 (1+𝑔𝑚 𝑅𝐿 )

1
.
𝑔𝑑 (1+𝐴𝐷𝐶 )

= 𝑠𝐶

(3.60)

This expression also illustrates the well-known Miller effect where the input capacitance
is multiplied by one plus the DC gain of the amplifier. This causes this apparent
capacitance to be larger by a factor of 1 + 𝑔𝑚 𝑅𝐿 . This is the reason that 𝐶𝑔𝑑 dominates

the input impedance, and 𝐶𝑔𝑠 does not.

The output impedance of this structure can also be calculated from Figure 3.22 as
𝑍𝑜𝑢𝑡 (𝑠) = 𝑠𝑅

𝑅𝐿

.

𝐿 𝐶𝑔𝑑 +1

(3.61)

In this case, the Miller effect does not affect the magnitude of the capacitance as there is
simply a pole at 1⁄𝑅𝐿 𝐶𝑔𝑑 at which the output impedance begins to roll off.

Figure 3.22 Differential amplifier small-signal model under virtual ground
approximation with gate-to-drain capacitance modeled.
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In modern technologies, gate leakage is a significant component to the input impedance
of a MOSFET. This means that at low frequencies the input impedance looks resistive as
in [2], Figure 3.23, and Figure 3.24. Extensive work has been performed to model this
gate leakage [78], [79] and it has been included in the BSIM 4 [27] - [29] models used for
the SPICE simulations. For further detail, SPICE simulations are discussed in Section 4.1
and the actual behavior of the devices is investigated.
Assuming infinite MOSFET input impedance, the positive feedback input impedance can

Figure 3.23 Differential amplifier small-signal model under virtual ground
approximation with gate-to-drain capacitance and gate current modeled.

Figure 3.24 Differential amplifier input impedance with gate-to-drain capacitance
and gate current, 𝒈𝒎 = 𝟓𝟎 mS, 𝑹𝑳 = 𝟐𝟎𝟎 Ω, 𝑹𝒈 = 𝟏𝟎 MΩ, 𝑪𝒈𝒅 = 𝟏 pF.
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be calculated using Figure 3.20 as

𝑍𝑖𝑛 = 𝑅1

1−ADCf 𝛽𝐷𝐶𝑓 −

1
1+𝛽𝐷𝐶𝑓

1−ADCf 𝛽𝐷𝐶𝑓

=

𝑅1 (𝑔𝑚 𝑅𝐿 −1)

𝑅
𝑅
(𝑔𝑚 𝑅𝐿 −1)− 2 − 𝐿

(3.62)

𝑅1 𝑅1

and an output impedance of

𝑍𝑜𝑢𝑡 = 𝑅𝐿

𝑅2
𝑅2 +𝑅𝐿

1−𝐴𝐷𝐶𝑓 𝛽𝐷𝐶𝑓

𝑅1 +𝑅2
.
(𝑔
𝑅
1 𝑚 𝐿 −1)−𝑅2 −𝑅𝐿

= 𝑅𝐿 𝑅

(3.63)

To prevent the output impedance from becoming negative, a limit is defined for 𝑅2 of
𝑅2 < 𝑅1 (𝑔𝑚 𝑅𝐿 − 1) − 𝑅𝐿 .

(3.64)

Under this condition, the denominator of the 𝑍𝑖𝑛 expression will always be positive.

Therefore to ensure a non-negative 𝑍𝑖𝑛 , the numerator must always be greater than zero.
This places a limitation on the open-loop gain of the baseline amplifier such that
𝑔𝑚 𝑅𝐿 > 1.

(3.65)

These conditions, specifically (3.64), are in contrast with the stability requirements
defined by (3.58). Previous analysis has shown that negative impedances correlate with
unstable systems; however, in the case of the differential amplifier, the implication of
negative input and output impedances do not correspond to unstable systems.
3.1.4.2 Positive Feedback with Input-Referred Offset
The input-referred offset of the differential amplifier is primarily driven by process
mismatch between the two input MOSFET devices. Modeled as a DC voltage at the input

72

of one of the MOSFETs, Figure 3.25 shows a positive feedback with input-referred
offset, 𝑉𝑜𝑠 . Calculating the offset transfer to the output node gives the relationship
𝐻𝑜𝑠 =

𝑉𝑜𝑢𝑡
𝑉𝑜𝑠

=

𝑅2
(𝑔 𝑅 )
𝑅2 +𝑅𝐿 𝑚 𝐿
𝑅
𝑅2
𝑅
1−
∙ 1 �𝑔 𝑅 + 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2 𝑚 𝐿 𝑅2

.

(3.66)

This can be referred back to the input of the positive feedback amplifier by dividing by
the closed-loop gain, giving the input-referred offset equation

𝑉𝑜𝑠,𝑖𝑛 =

𝐻𝑜𝑠
𝐻

𝑉𝑜𝑠 =

𝑔𝑚 𝑅𝐿 �1+𝛽𝑓 �
𝑅
𝑔𝑚 𝑅𝐿 + 𝐿
𝑅2

𝑉𝑜𝑠 .

(3.67)

As was the case for negative feedback, under the assumption that 𝑔𝑚 𝑅𝐿 ≫ 𝑅𝐿 ⁄𝑅2 , this

expression simplifies to 𝑉𝑜𝑠,𝑖𝑛 ≈ �1 + 𝛽𝑓 �𝑉𝑜𝑠 . This assumption, however, may not apply

in scaled technologies as 𝑔𝑚 𝑅𝐿 is degraded. Over a range of valid 𝑅2 values Figure 3.26

Figure 3.25 Differential amplifier with positive feedback and input-referred offset,
𝑽𝒐𝒔 .
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shows this input-referred offset voltage increase due to the application of positive
feedback.
3.1.4.3 Positive Feedback with Input-Referred Noise
Using Figure 3.27, the impact of the noise sources in the circuit can be referred back to
the input to calculate the input-referred noise. Using superposition, the baseline amplifier
input-referred noise, 𝑒𝑎 , transfer function is calculated as
𝑉𝑜𝑢𝑡,𝑒𝑎 = 𝑒𝑎

𝑅2
(𝑔 𝑅 )
𝑅2 +𝑅𝐿 𝑚 𝐿
𝑅
𝑅
𝑅
1− 2 ∙ 1 �𝑔𝑚 𝑅𝐿 + 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2
𝑅2

.

(3.68)

The contribution from the resistor 𝑅1 is calculated as
𝑉𝑜𝑢𝑡,𝑒1 = 𝑒1

𝑅
𝑅2
𝑅
∙ 2 �𝑔 𝑅 + 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2 𝑚 𝐿 𝑅2
𝑅
𝑅
𝑅
1− 2 ∙ 1 �𝑔𝑚 𝑅𝐿 + 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2
𝑅2

(3.69)

Figure 3.26 Differential amplifier with positive feedback input-referred offset
increase versus valid 𝑹𝟐 values with 𝒈𝒎 = 𝟓𝟎 mS, 𝑹𝑳 = 𝟐𝟎𝟎 Ω, and 𝑹𝟏 = 𝟏𝟎𝟎 Ω.
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and 𝑅2 gives
𝑉𝑜𝑢𝑡,𝑒2 = −𝑒2

𝑅
𝑅2
𝑅
∙ 1 �𝑔 𝑅 + 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2 𝑚 𝐿 𝑅1
𝑅
𝑅
𝑅
1− 2 ∙ 1 �𝑔𝑚 𝑅𝐿 + 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2
𝑅2

.

(3.70)

The total noise power at the output node is the contribution from the baseline amplifiers
as well as two 𝑅1 resistors and two 𝑅2 resistors

2
2
2
2
𝑉𝑜𝑢𝑡
= 𝑉𝑜𝑢𝑡,𝑒𝑎
+ 2𝑉𝑜𝑢𝑡,𝑒1
+ 2𝑉𝑜𝑢𝑡,𝑒2
.

(3.71)

This noise power can be referred back to the input by dividing by the closed-loop gain
transfer function, giving

2
2
𝐸𝑖𝑛
= 𝑉𝑜𝑢𝑡
�

1−𝐴𝑓 𝛽𝑓
𝐴𝑓

2

� .

(3.72)

Figure 3.27 Differential amplifier with positive feedback and noise sources, 𝒆𝒂 , 𝒆𝟏 ,
and 𝒆𝟐 .
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Substituting the above expressions yields the expanded input-referred noise expression

2
𝐸𝑖𝑛

=

2
2 𝑔𝑚 𝑅𝐿 (1+𝛽)
𝑒𝑎 �
𝑅 �
𝑔𝑚 𝑅𝐿 + 𝐿
𝑅2

+

2𝑒12

+

𝑅 2
𝑔𝑚 𝑅𝐿 + 𝐿
𝑅1
2
2𝑒2 �𝛽
𝑅 � .
𝑔𝑚 𝑅𝐿 + 𝐿

(3.73)

𝑅2

Inserting the known thermal noise contributions from the resistors gives the final inputreferred noise expression

2
𝐸𝑖𝑛

=

2
2 𝑔𝑚 𝑅𝐿 (1+𝛽)
𝑒𝑎 �
𝑅 �
𝑔𝑚 𝑅𝐿 + 𝐿
𝑅2

+ 8𝑘𝑇∆𝑓𝑅1 + 8𝑘𝑇∆𝑓𝑅2 �𝛽

𝑅 2
𝑔𝑚 𝑅𝐿 + 𝐿
𝑅1

𝑅
𝑔𝑚 𝑅𝐿 + 𝐿
𝑅2

� .

(3.74)

As was the case in previous analysis, the thermal noise contributions from the resistors
are new noise sources. The input-referred noise of the baseline amplifier is a shaped noise
source. The factor by which 𝑒𝑎 is shaped is identical to the input-referred offset
expression and is illustrated in Figure 3.26.

3.1.4.4 Positive Feedback Common-Mode Rejection Ratio
The baseline amplifier common-mode rejection ratio for the circuit of Figure 3.28 was
previously shown to be 𝐶𝑀𝑅𝑅𝑂𝐿 = 1 + 2𝑔𝑚 𝑅𝑡𝑎𝑖𝑙 . Using this, the common-mode

rejection for the positive feedback amplifier can be calculated as

𝐻𝑐 (𝑠) =

𝑔 𝑅
𝑅
𝑅2
𝑅
∙ 2 � 𝑚 𝐿 + 𝐿�
𝑅2 +𝑅𝐿 𝑅1 +𝑅2 𝐶𝑀𝑅𝑅𝑂𝐿 𝑅2
𝑔 𝑅
𝑅
𝑅
𝑅
1− 2 ∙ 1 � 𝑚 𝐿 + 𝐿 �
𝑅2 +𝑅𝐿 𝑅1 +𝑅2 𝐶𝑀𝑅𝑅𝑂𝐿 𝑅2

𝐴

= 1−𝐴𝑓,𝑐 𝛽

𝑓,𝑐 𝑓

(3.75)

where the common-mode forward gain is
𝐴𝑓,𝑐 = 𝑅

𝑅2

2 +𝑅𝐿

∙𝑅

𝑅2

1 +𝑅2
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𝑔 𝑅

𝑅

𝑚 𝐿
�𝐶𝑀𝑅𝑅
+ 𝑅𝐿�
𝑂𝐿

2

(3.76)

and the common-mode feedback factor is 𝛽𝑓,𝑐 = 𝑅1 ⁄𝑅2 . Finally, the rejection ratio can
be calculated by comparing (3.75) to the open-loop gain, giving

Figure 3.28 Differential amplifier with positive feedback for CMRR analysis and
finite tail current source output impedance, 𝑹𝒕𝒂𝒊𝒍 .

Figure 3.29 Differential amplifier with positive feedback CMRR over valid 𝑹𝟐 range
with 𝒈𝒎 = 𝟓𝟎 mS, 𝑹𝑳 = 𝟐𝟎𝟎 Ω, 𝑹𝟏 = 𝟏𝟎𝟎 Ω, and 𝑹𝒕𝒂𝒊𝒍 = 𝟏 kΩ.
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𝐴

𝐴

𝐶𝑀𝑅𝑅 = �𝐴𝑓 � = 𝐴 𝑓 ∙
𝑐

𝑓,𝑐

1−𝐴𝑓,𝑐 𝛽𝑓
1−𝐴𝑓 𝛽𝑓

.

(3.77)

Over the valid 𝑅2 range, Figure 3.29 shows CMRR for the positive feedback differential
amplifier.

3.1.4.5 Positive Feedback Gain-Bandwidth Product
To calculate the effect of positive feedback on the differential amplifier’s gain-bandwidth
product, frequency-dependent components, specifically capacitors, must be added to the
model. As indicated in Section 3.1.4.1 the addition of MOSFET capacitances such as 𝐶𝑔𝑑

and 𝐶𝑔𝑠 complicate the analysis and do not provide significant insight into the circuit

relationships. Instead, the gain-bandwidth product behavior is observed in a capacitor-

loaded differential amplifier as shown in Figure 3.30. Calculating the transfer function of
this circuit gives

Figure 3.30 Differential amplifier with positive feedback and capacitive load, 𝑪𝑳 , for
frequency response analysis.
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𝐻(𝑠) =

𝑅
𝑅2
𝑅2
�𝑔 𝑅 + 𝐿 �
𝑅1 +𝑅2 𝑅2 +𝑅𝐿 𝑚 𝐿 𝑅2
𝑅 𝑅 𝐶
𝑅
𝑅
𝑅2
𝑠 2 𝐿 𝐿 +1− 1
�𝑔 𝑅 + 𝐿 �
𝑅2 +𝑅𝐿
𝑅1 +𝑅2 𝑅2 +𝑅𝐿 𝑚 𝐿 𝑅2

.

(3.78)

The DC gain of this structure is identical to the unloaded amplifier and its −3 dB

bandwidth is

𝑝1𝐻 = 𝑝1

𝑅2 +𝑅𝐿
𝑅2

𝑅1 (1−𝑔𝑚 𝑅𝐿 )+𝑅2 +𝑅𝐿

�1 − 𝐴𝑓 𝛽𝑓 � = 𝑝1

𝑅1 +𝑅2

where 𝑝1 = 1⁄𝑅𝐿 𝐶𝐿 . This gives a gain-bandwidth product of
𝐺𝐵𝑃 = 𝑝1 𝐴𝑓

𝑅2 +𝑅𝐿
𝑅2

= 𝑝1 𝑅

𝑅2

1 +𝑅2

𝑅

(3.79)

�𝑔𝑚 𝑅𝐿 + 𝑅𝐿�

(3.80)

1

(3.81)

2

and a gain-bandwidth product ratio of
𝐺𝐵𝑃𝑟 = 𝑅

𝑅2

1 +𝑅2

�1 + 𝑔

𝑚 𝑅2

�.

Figure 3.31 shows 𝐺𝐵𝑃𝑟 across valid 𝑅2 values as compared to a negative feedback

differential amplifier with the same parameters. Both positive feedback and negative
feedback show degradation in 𝐺𝐵𝑃𝑟 , but the positive feedback degradation is slightly less
pronounced than that of the negative feedback.

3.1.5 Positive Feedback Summary
This section has discussed the impact positive feedback has on multiple types of
amplifier structures and models. In addition to its impact on the DC gain of the amplifier,
the positive feedback also affects the input and output impedances, the input-referred DC
offset and noise, the common-mode rejection ratio, and the gain-bandwidth product of the
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closed-loop amplifier. Table 3.1 summarizes these effects on the amplifier and compares
those effects to that of negative feedback.

3.2 Sensitivity Analysis
As MIG degrades with technology scaling, the ability to use positive feedback as a stable
technique to increase DC gain at the cost of bandwidth becomes more feasible. The openloop gain degradation – as a result of MIG degradation – yields an increasing and more
practical range of the feedback factor, 𝛽. The positive feedback components can be
chosen such that extreme increases in DC gain can be achieved; however these gain

increases come at the cost of sensitivity to variation in the positive feedback components
and open-loop amplifier parameters [80].
Using the voltage amplifier model from Section 3.1.3 and (3.37), the sensitivities of 𝐻𝐷𝐶

can be defined. Partial derivatives of 𝐻𝐷𝐶 with respect to each variable are a simple

Figure 3.31 𝑮𝑩𝑷𝒓 for a positive feedback differential amplifier over valid 𝑹𝟐 range
with 𝒈𝒎 = 𝟓𝟎 mS, 𝑹𝑳 = 𝟐𝟎𝟎 Ω, 𝑹𝟏 = 𝟏𝟎𝟎 Ω, and 𝑹𝒕𝒂𝒊𝒍 = 𝟏 kΩ.
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measure of the sensitivity of the closed-loop gain to that variable. This analysis yields the
following five equations:
𝜕𝐻𝐷𝐶

=

𝜕𝐻𝐷𝐶

=

𝜕𝐴𝐷𝐶

𝜕𝑅𝑖𝑛

𝜕𝐻𝐷𝐶

=−

𝜕𝑅𝑜𝑢𝑡

𝜕𝐻𝐷𝐶
𝜕𝑅1

𝜕𝐻𝐷𝐶
𝜕𝑅2

𝐺𝑜𝑢𝑡 (𝐺1 +𝐻𝐷𝐶 𝐺2 )

(3.82)

2 (𝐺
𝐺𝑖𝑛
2 +𝐺𝑜𝑢𝑡 )𝐻𝐷𝐶

(3.83)

𝛹

𝛹

2 {𝐺 𝐴
𝐺𝑜𝑢𝑡
1 𝐷𝐶 −𝐻𝐷𝐶 [𝐺1 +Gin +𝐺2 (1−𝐴𝐷𝐶 )]}

(3.84)

𝐺12 [𝐺2 +𝐴𝐷𝐶 𝐺𝑜𝑢𝑡 −𝐻𝐷𝐶 (𝐺2 +𝐺𝑜𝑢𝑡 )]

(3.85)

𝐺22 {𝐺1 −𝐻𝐷𝐶 [𝐺1 +Gin +𝐺𝑜𝑢𝑡 (1−𝐴𝐷𝐶 )]}

(3.86)

𝛹

=−

=−

𝛹

𝛹

Equations (3.82) through (3.86) are greatest when 𝛹 approaches zero. When evaluated at

design points consistent with the positive feedback methodology here, (3.82) through
(3.86) yield the results shown in Figure 3.32, Figure 3.33, and Figure 3.34. These graphs
show enhanced sensitivities around 𝛹 = 0. Due to the large magnitude of 𝑅𝑖𝑛 with
Table 3.1 Positive feedback configuration summary
Parameter

PFB

NFB

Gain

↑

↓

Bandwidth

↓

↑

GBP

↓

↓

Input Impedance

↓

↓

Output Impedance

↑

↓

Offset

↑

↑

Noise

↑

↑

CMRR

↑

↓
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respect to the other impedances, there is little sensitivity to this parameter. The other
sensitivities, however, are similar in magnitude and must receive equal attention in order
to create a robust amplifier design.

Figure 3.32 𝑯𝑫𝑪 Sensitivity to 𝑨𝑫𝑪 variation with 𝑹𝒊𝒏 = 𝟏𝟎 MΩ, 𝑹𝒐𝒖𝒕 = 𝟐𝟎𝟎 Ω,
𝑹𝟏 = 𝟏𝟎𝟎 Ω, and 𝑹𝟐 = 𝟖𝟎𝟎 Ω.

Figure 3.33 𝑯𝑫𝑪 Sensitivity to 𝑹𝒊𝒏 variation with 𝑨𝑫𝑪 = 𝟏𝟎, 𝑹𝒐𝒖𝒕 = 𝟐𝟎𝟎 Ω, 𝑹𝟏 =
𝟏𝟎𝟎 Ω, and 𝑹𝟐 = 𝟖𝟎𝟎 Ω.
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Figure 3.34 𝑯𝑫𝑪 Sensitivity to 𝑹𝒐𝒖𝒕 , 𝑹𝟏 , and 𝑹𝟐 variations with 𝑨𝑫𝑪 = 𝟏𝟎, 𝑹𝒊𝒏 =
𝟏𝟎 MΩ, 𝑹𝒐𝒖𝒕 = 𝟐𝟎𝟎 Ω, 𝑹𝟏 = 𝟏𝟎𝟎 Ω, and 𝑹𝟐 = 𝟖𝟎𝟎 Ω.
3.2.1 Optimization Algorithm
While there are quite a few methods to optimize this system of equations, this work uses
a simple genetic algorithm as one example to perform the task [81], [82]. Genetic
algorithms in general can have the tendency of becoming stuck in a local minimum, but
the implementation of random mutations can help avoid this situation [82]. In this
technique a predefined number of members, the population, is seeded with random or
pre-defined values of genes; these are an array of values of interest that define each
member of the population. In this case the genes are [𝐴𝐷𝐶 𝑅𝑖𝑛 𝑅𝑜𝑢𝑡 𝑅1 𝑅2 ].

Each member of the population is then evaluated by a fitness function. Defining this
fitness function is the most important step in the implementations of this and any other
optimization algorithm. The fitness function can be defined to match a specific
application, but for generic amplifier design the following can be used
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𝑤=�

0,

𝐻𝐷𝐶 ⁄𝐴𝐷𝐶

𝑆𝐴𝐷𝐶 +𝑆𝑅𝑖𝑛 +𝑆𝑅𝑜𝑢𝑡 +𝑆𝑅1 +𝑆𝑅2

,
+𝑏

𝐻𝐷𝐶
𝐴𝐷𝐶
𝐻𝐷𝐶
𝐴𝐷𝐶

≤1
>1

(3.87)

where 𝑆𝑥 = log10 (𝛿𝐻𝐷𝐶 ⁄𝛿𝑥), and 𝑏 is a fixed bias of sufficient value to provide the
proper weight to negative values of 𝑆𝑥 . This is to say that 𝑏 has to be large enough such

that the denominator of (3.87) is always positive. The logarithm of the sensitivity
function is used because of the wide range in sensitivity values as 𝛹 approaches zero.

This fitness function achieves two things: high closed-loop gain ratios, 𝐻𝐷𝐶 ⁄𝐴𝐷𝐶 , and

low sensitivity to all parameters. Additionally, Equation (3.87) is a piecewise function
and defined as zero for 𝐻𝐷𝐶 ⁄𝐴𝐷𝐶 < 1 to further discourage solutions that are highly
insensitive, but lack the gain enhancement that positive feedback is supposed to address.

This piecewise behavior also prevents the propagation of unstable systems because the
magnitude of 𝐻𝐷𝐶 becomes negative outside of the stability criteria and therefore

𝐻𝐷𝐶 ⁄𝐴𝐷𝐶 < 1.

Members of the population are chosen at random with a probability weighted by their
fitness score to propagate to the next generation. The next generation is then formed
using crossover and mutation techniques, and the process is repeated for a fixed number
of generations. The crossover technique is a finite probability that a pair of nextgeneration members will cross genes at a random point. For example, if one member had
the genes 𝑚1 = �𝐴𝐷𝐶,1 𝑅𝑖𝑛,1 𝑅𝑜𝑢𝑡,1 𝑅1,1 𝑅2,1 � and another has the genes 𝑚2 =

�𝐴𝐷𝐶,2 𝑅𝑖𝑛,2 𝑅𝑜𝑢𝑡,2 𝑅1,2 𝑅2,2 �, one crossover could be 𝑚3 = �𝐴𝐷𝐶,1 𝑅𝑖𝑛,1 𝑅𝑜𝑢𝑡,2 𝑅1,2 𝑅2,2 �.

The mutation technique is a finite probability that a random change happens to a single
gene within a single member of the population.
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3.2.2 Optimization Results
The algorithm described in Section 3.2.1 was implemented in MATLABTM. The
population size was 200 and it was performed over 1,000 generations. The initial
population is seeded with uniformly distributed random genes, 0 < 𝐴𝐷𝐶 < 20,

0 < 𝑅𝑖𝑛 < 20 MΩ, 0 < 𝑅𝑜𝑢𝑡 < 1 kΩ, 0 < 𝑅1 < 10 kΩ, 0 < 𝑅2 < 10 kΩ. The mutation
rate is 10%, and mutated genes are randomly modified from 50% to 200% of their
nominal value. Additionally, these mutations are limited to reasonable values of the given
parameter: 𝐴𝐷𝐶 < 20, 𝑅𝑖𝑛 < 20 MΩ, 𝑅𝑜𝑢𝑡 < 1 kΩ, 𝑅1 < 10 kΩ, and 𝑅2 < 10 kΩ. After

a few sample runs, the offset was chosen as 𝑏 = 500 to sufficiently bias the denominator
of the fitness function.

Figure 3.35 shows one example of an optimization run. The member of the final
generation with the maximum fitness score has the performance and sensitivities shown
in Table 3.2. While this yields impressive results in terms of gain enhancement with

Figure 3.35 Example Optimization Run
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Table 3.2 Optimization run results with no limitations on amplifier parameters
Parameter

Value

Sensitivity

𝐴𝐷𝐶 [V/V]

20

31.88

𝑅𝑜𝑢𝑡 [Ω]

891

27.88

𝑅2 [kΩ]

189

𝑅𝑖𝑛 [MΩ]
𝑅1 [kΩ]

𝐻𝐷𝐶 [V/V]

20
10

1.69 × 1017

22.56
29.16
27.88
−

𝐻𝐷𝐶 = 1.69 × 1017 , it assumes that the designer has significant control over system

parameters – specifically 𝐴𝐷𝐶 , 𝑅𝑖𝑛 , and 𝑅𝑜𝑢𝑡 – which is unlikely to be the case in a
realistic implementation.

A more useful tool has the capability to either limit or fix the values of certain
parameters. With this option, the designer can limit or fix the parameters that cannot be
controlled and focus on those that can be modified. For example, for a given open-loop
amplifier 𝐴𝐷𝐶 , 𝑅𝑖𝑛 , and 𝑅𝑜𝑢𝑡 will be fixed and the designer will have control over 𝑅1 and

𝑅2 . Implementing this feature in the MATLAB script and rerunning with the values of
𝐴𝐷𝐶 , 𝑅𝑖𝑛 , and 𝑅𝑜𝑢𝑡 , the member of the final population with the highest fitness score is
𝑅1 = 5.98 kΩ, 𝑅2 = 53.6 kΩ. This results in 𝐻𝐷𝐶 = 7.89 × 1016 as shown in Table 3.3.

Again, these results are impressive but the tool is still missing a major consideration: The
valid range of 𝑅2 values that is defined by Equation (3.39) and (3.40).
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Table 3.3 Optimization run results with fixed values for 𝑨𝑫𝑪 = 𝟏𝟎, 𝑹𝒊𝒏 = 𝟏𝟎 MΩ,
and 𝑹𝒐𝒖𝒕 = 𝟐𝟎𝟎 Ω.
Parameter

Value

Sensitivity

𝐴𝐷𝐶 [V/V] fixed

10

31.84

𝑅𝑜𝑢𝑡 [Ω] fixed

200

28.07

𝑅𝑖𝑛 [MΩ] fixed

10

𝑅1 [kΩ]

5.98

𝐻𝐷𝐶 [V/V]

7.89 × 1016

𝑅2 [kΩ]

53.6

22.57
29.02
28.07
−

Equations (3.39) and (3.40) show that the feedback resistor must be in the range
53.545 kΩ < 𝑅2 < 89.7 MΩ to maintain stability for the given 𝐴𝐷𝐶 , 𝑅𝑖𝑛 , 𝑅𝑜𝑢𝑡 and 𝑅1 .

The optimization algorithm has placed 𝑅2 a fraction of an ohm from its limit, and there
will surely be die in which process variability yields a low 𝑅2 and causes the system to go

unstable.

The final addition to the optimization algorithm is the dynamic restriction of 𝑅2 based on
all other values in the system. While this limitation could be on any variable, 𝑅2 is chosen

here because its limits have already been defined. This component will restrict 𝑅2 to the
values described by (3.39) and (3.40) including a designer input for known resistor
uncertainty due to process variation. Using a typical resistor variation of 20%, the
optimization algorithm converges on the solution 𝑅1 = 10 kΩ, and 𝑅2 = 112.1 kΩ. This
results in 𝐻𝐷𝐶 = 49.96 as shown in Table 3.4. These results are much more reasonable
and realistic.
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Table 3.4 Optimization run results with fixed values for 𝑨𝑫𝑪 = 𝟏𝟎, 𝑹𝒊𝒏 = 𝟏𝟎 MΩ,
and 𝑹𝒐𝒖𝒕 = 𝟐𝟎𝟎 Ω including 𝟐𝟎% resistor variation for 𝑹𝟏 and 𝑹𝟐 .
Parameter

Value

Sensitivity

𝐴𝐷𝐶 [V/V] fixed

10

1.43

𝑅𝑜𝑢𝑡 [Ω] fixed

200

𝑅2 [kΩ]

112.1

𝑅𝑖𝑛 [MΩ] fixed
𝑅1 [kΩ]

𝐻𝐷𝐶 [V/V]

10

−7.60

10

−1.70

49.96

−2.66
−2.75
−

Additionally, limiting 𝑅1 and 𝑅2 variations to below 1 kΩ for reasonable resistor sizes,

the algorithm yields 𝑅1 = 165.8 Ω, and 𝑅2 = 1.615 kΩ, with 𝐻𝐷𝐶 = 50.6 as shown in
Table 3.5. The final MATLAB code is shown in Section A.3.

Table 3.5 Optimization run results with fixed values for 𝑨𝑫𝑪 = 𝟏𝟎, 𝑹𝒊𝒏 = 𝟏𝟎 MΩ,
and 𝑹𝒐𝒖𝒕 = 𝟐𝟎𝟎 Ω including 𝟐𝟎% resistor variation for 𝑹𝟏 and 𝑹𝟐 limiting 𝑹𝟏 and
𝑹𝟐 to 𝟏 kΩ maximum.
Parameter

Value

Sensitivity

𝐴𝐷𝐶 [V/V] fixed

10

1.49

𝑅𝑜𝑢𝑡 [Ω] fixed

200

𝑅𝑖𝑛 [MΩ] fixed

10

−9.33

𝑅1 [Ω]

165.8

−0.15

𝐻𝐷𝐶 [V/V]

50.6

𝑅2 [Ω]

1615
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−0.81
−0.90
−

3.3 Summary
In this chapter, the use of positive feedback as a method to increase the gain of a linear
amplifier was described. In addition, criteria for keeping the system stable while applying
positive feedback were also derived. As was shown in the previous chapter, the
application of feedback will affect other circuit parameters such as input and output
impedance, input-referred offset and noise, common-mode rejection ratios, and gainbandwidth products. Positive feedback is shown to affect these circuit parameters as well.
These stability criteria and circuit effects were evaluated and explored in four different
positive feedback structures with varying level of detail. These structures were the block
diagram, the ideal operational amplifier model, the voltage amplifier model, and finally a
practical circuit implementation, the differential amplifier. While this chapter focused on
voltage amplifier models, this analysis can be extended to other amplifier types with
different feedback configurations. Some other feedback topology examples are explored
in Appendix B.
The mathematical nature of applying positive feedback in an amplifier circuit involves
pushing the system’s transfer function towards a vertical asymptote of high DC gain. As
a result, the sensitivity of the circuit’s behavior is enhanced around these operating
regions. This chapter concludes with an exploration of this sensitivity and presents one
design methodology solution to address and design around the inevitable process
variation in a practical implementation in an integrated circuit.
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CHAPTER 4
RESULTS
The positive feedback method described in Chapter 3 is most applicable for amplifiers
with relatively small gains and high bandwidths. The small gain creates a valid feedback
factor range that is usable by realistic circuits with realistic process and device variations.
Positive feedback has been shown to degrade the gain-bandwidth product, so the high
bandwidth allows for the final amplifier to still have amplified frequency responses in the
MHz or GHz range. The proposed technique is well suited for circuits that meet these
criteria. The basic differential amplifier stage explored in Chapter 3 is a simple example
of a circuit that meets these criteria.

4.1 Design and Simulation Results
This amplifier was designed and fabricated in TSMC’s 65 nm logic process using only
thin oxide, standard threshold voltage devices with 𝑉𝐷𝐷 = 1 V power supply [83]. The
basic amplifier symbol is shown in Figure 4.1 and has two power supplies, 𝑉𝐷𝐷 and

ground, two inputs 𝑉𝐼𝑁+ and 𝑉𝐼𝑁− , two outputs, 𝑉𝑂𝑈𝑇+ and 𝑉𝑂𝑈𝑇− , and a power down,

𝑃𝐷, signal. The amplifier itself is shown with devices’ sizing in Figure 4.2. In order for

Figure 4.1 Top level symbol of a practical implementation of differential amplifier
with differential inputs, differential output, and a power down signal.
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the tail current to operate, it requires a DC bias voltage on the gate of MN2, 𝑉𝑏𝑖𝑎𝑠 .

In order to provide this bias, a constant transconductance, or constant 𝑔𝑚 , circuit was
designed as shown in Figure 4.3. This type of circuit is well understood and has been

improved upon [84] - [86], but for the purposes of this application, the basic well-known
implementation is sufficient. Typically, the transconductance of a MOSFET is defined as

𝑔𝑚 = �2𝜇𝐶𝑜𝑥

𝑊

𝐼
𝐿 𝑑

(4.1)

where 𝜇 is the mobile carrier mobility, 𝐶𝑜𝑥 is the oxide capacitance per unit area, 𝐼𝑑 is the

device’s DC drain current and 𝑊 and 𝐿 are the device width and length, respectively.

This indicates that 𝑔𝑚 is a function of the device parameters, current and geometry. As
defined in [86], the transconductance of the constant 𝑔𝑚 circuit output device, MN1, is

Figure 4.2 Transistor level schematic of the baseline differential amplifier
implemented with 𝟔𝟓 nm, thin oxide, standard 𝑽𝑻 , 𝟏 V transistors.
91

2

𝑊

𝐿

𝑔𝑚,𝑁1 = 𝑅0 �1 − �𝑊𝑁1 𝐿𝑁0�.
𝑁0 𝑁1

(4.2)

This indicates that the transconductance of the output device is no longer a function of
the device parameters and bias currents, but instead it is a function of R0 and the size
ratio between MN1 and MN0. The transconductance of MN1 is process-independent with
the exception of local geometry variation and resistor variation. As a result, R0 is often
implemented as a high-precision external component to further eliminate variation in the
device transconductance. In the case of this work, high precision was not required and R0
was implemented as an on-chip polysilicon resistor with dimensions shown in Figure 4.3.
The gate of the tail-current device in the baseline amplifier in Figure 4.2 is driven with
the constant 𝑔𝑚 generated 𝑉𝑏𝑖𝑎𝑠 to generate the DC current source for the differential

Figure 4.3 Transistor level schematic of constant 𝒈𝒎 bias voltage generator for
baseline amplifier implemented with 𝟔𝟓 nm, thin oxide, standard 𝑽𝑻 , 𝟏 V
transistors.
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amplifier. Knowing the target 𝑔𝑚 of the bias circuitry, the tail current of the differential
amplifier can be calculated as

𝐼𝑡𝑎𝑖𝑙 =

2
𝑔𝑚

2𝜇𝐶𝑜𝑥

.

𝑊
𝐿

(4.3)

While this conversion from constant 𝑔𝑚 to 𝐼𝑡𝑎𝑖𝑙 re-introduces some process variation in 𝜇

and 𝐶𝑜𝑥 , simulations show that the tail current remains sufficiently well controlled for the

purposes of this application.

Finally, the constant 𝑔𝑚 circuitry requires assistance in starting up. The stacked current

mirrors formed by MN0/MN1 and MP0/MP1 in Figure 4.3 have two stable current
operating points: the point described by the equations above, and zero current. While the
circuitry is powered down with 𝑃𝐷 = 1 V, MN6 ensures the zero current state by pulling

Figure 4.4 Combined baseline amplifier, bias circuitry and resistive feedback to
form a positive feedback amplifier (PFBa) implemented with 𝟔𝟓 nm, thin oxide,
standard 𝑽𝑻 , 𝟏 V transistors.
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the gate of the NMOS mirror to ground and turning off the current flow. When the circuit
is started and 𝑃𝐷 = 0 V, the circuit will remain in this stable state unless something
pushes the current into the circuit, therefore forcing the other intended stable operating

state. With MN6 driven off, the gate of MN2 is pulled towards 𝑉𝐷𝐷 by MP2 biased by the

two diodes MN3 and MN4. This turns on MN2 slightly, allowing a small amount of
current to flow from MN2 to the NMOS current mirror MN1/MN0. This current forces
the constant 𝑔𝑚 circuit out of the stable zero-current operating point and into the intended

constant 𝑔𝑚 operating point. Once the circuit has started up, the injected startup current

will continue to flow. As a result, this current is designed to be as small as possible to
eliminate 𝑔𝑚 errors due to the extra current while still being large enough to allow the
circuitry to start up over all process, voltage and temperature corners.

Finally, Figure 4.4 shows the baseline amplifier and bias generator used as a core
amplifier inside of a fully differential positive feedback loop. The baseline amplifier
without feedback and two positive feedback amplifiers were designed. Subsequent
sections in this chapter discuss in detail the simulation results of each individual circuit
block, and the design results are summarized here. The positive feedback was
implemented with polysilicon resistors with a fixed 𝑅1 = 118 Ω and two 𝑅2 values,
𝑅2 = 314 Ω and 375 Ω. The baseline amplifier used a 𝑉𝐷𝐷 = 1 V supply voltage and had

typical simulated characteristics of 𝐴𝐷𝐶 = 12.9 dB, 𝑅𝑖𝑛 = 3.77 MΩ, 𝑅𝑜𝑢𝑡 = 168 Ω,
𝐺𝐵𝑃 = 44.7 GHz, and 𝑝1 = 10.1 GHz.
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4.1.1 Simulation Conditions
In order to verify that the design is robust, the amplifiers and support circuitry are
simulated over a variety of process, voltage and temperature (PVT) conditions, referred
to as corners. Additionally, Monte Carlo simulations are used to model statistical process
variation and device mismatch that occur in fabricated circuitry. The process corners are
summarized in Table 4.1 and are intended to cover the extremes of the device variation
defined as acceptable by the manufacturer. This table shows that the semiconductor
devices are described in three categories: MOSFETs, resistors, and capacitors. Although
there is little correlation between the variation in these groups of devices, they are varied
together to keep the number of permutations to a manageable amount. Table 4.2
describes the temperature corner variation. These corners are defined at room temperature
as well as a hot and cold extreme defined by typical commercial grade electronics
temperature ranges. Finally, Table 4.3 describes the variation in input supply voltage.
Table 4.1 Qualitative description of process corner definition including MOSFET,
resistor and capacitor models variation
Process
Code

MOSFET
Models
typical NMOS

Resistor Models

Capacitor Models

typical

typical

typical PMOS

resistance

capacitance

NP

low 𝑉𝑇 NMOS

low resistance

low capacitance

Fast process

np

high 𝑉𝑇 NMOS

high resistance

high capacitance

Slow process

Np

low 𝑉𝑇 NMOS

typical

typical

Skew process,

high 𝑉𝑇 PMOS

resistance

capacitance

fast NMOS

typical

typical

Skew process,

low 𝑉𝑇 PMOS

resistance

capacitance

fast PMOS

ab

nP

low 𝑉𝑇 PMOS

high 𝑉𝑇 PMOS

high 𝑉𝑇 NMOS
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Description
Typical process

Each of the process, voltage, and temperature variables are permuted together to obtain a
list of 45 total corners over which the circuit behavior is observed.
For simplicity, each corner is named by a process code as described in Table 4.1, Table
4.2, and Table 4.3. For example, a typical PVT corner would have the code ‘abcd’
whereas a fast process, low temperature, and high voltage corner would have the code
“NPtV.” Furthermore, to simplify graphical displays of corner data, each corner is
numbered according to Table 4.4.
Monte Carlo simulation is another valuable statistical tool for robust analog design. In the
case of the corners analysis above, the process variation is essentially assumed to be
uniform in distribution – that is each process corner has an equally likely chance of
occurring. The actual distribution of the process variation, however, is more Gaussian in
nature. While the corners analysis is useful to help prove circuit operation at the extremes
of process variation, it does not indicate what percentage of individual circuits one could

Table 4.2 Temperature corner definitions.
Process Code

Temperature

Description

c

27°𝐶

Room temperature

80°𝐶

Hot

t

0°𝐶

T

Cold

Table 4.3 Voltage supply voltage definition.
Process Code
d
v
V

𝑉𝐷𝐷

Description

1.0 V

Typical voltage

1.1 V

High voltage

0.9 V
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Low voltage

expect to exist at these process extremes. The Monte Carlo analysis, however, does
provide this statistical information.
In addition to modeling realistic process variation, Monte Carlo can also model mismatch
between individual devices on a given die [87]. Although significant care is taken to
reduce this physical mismatch between devices, its presence is inevitable and a robust
circuit should be able to operate properly.
Table 4.4 Complete corner list by corner code and corner number.
Corner Number

Corner Code

Process

Voltage

Temperature

1

abcd

Typical

Typical

Typical

2

abcv

Typical

Low

Typical

3

abcV

Typical

High

Typical

4

abtd

Typical

Typical

Low

5

abtv

Typical

Low

Low

6

abtV

Typical

High

Low

7

abTd

Typical

Typical

High

8

abTv

Typical

Low

High

9

abTV

Typical

High

High

10

npcd

Slow

Typical

Typical

11

npcv

Slow

Low

Typical

12

npcV

Slow

High

Typical

13

nptd

Slow

Typical

Low

14

nptv

Slow

Low

Low

15

nptV

Slow

High

Low

16

npTd

Slow

Typical

High

17

npTv

Slow

Low

High

18

npTV

Slow

High

High

19

NPcd

Fast

Typical

Typical
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Corner Number

Corner Code

Process

Voltage

Temperature

20

NPcv

Fast

Low

Typical

21

NPcV

Fast

High

Typical

22

NPtd

Fast

Typical

Low

23

NPtv

Fast

Low

Low

24

NPtV

Fast

High

Low

25

NPTd

Fast

Typical

High

26

NPTv

Fast

Low

High

27

NPTV

Fast

High

High

28

nPcd

Skew P

Typical

Typical

29

nPcv

Skew P

Low

Typical

30

nPcV

Skew P

High

Typical

31

nPtd

Skew P

Typical

Low

32

nPtv

Skew P

Low

Low

33

nPtV

Skew P

High

Low

34

nPTd

Skew P

Typical

High

35

nPTv

Skew P

Low

High

36

nPTV

Skew P

High

High

37

Npcd

Skew N

Typical

Typical

38

Npcv

Skew N

Low

Typical

39

NpcV

Skew N

High

Typical

40

Nptd

Skew N

Typical

Low

41

Nptv

Skew N

Low

Low

42

NptV

Skew N

High

Low

43

NpTd

Skew N

Typical

High

44

NpTv

Skew N

Low

High

45

NpTV

Skew N

High

High
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4.1.2 Bias Circuit Simulation Results
The purpose of the bias circuitry is to provide a signal to drive the tail current MOSFET
of the differential baseline amplifier. While this is an auxiliary circuit, its performance is
fundamentally important to that of the baseline and therefore positive feedback
amplifiers.
In order to ensure robust operation of the bias circuitry, it is simulated under transient and
DC operation conditions. These tests are performed both across PVT corners as well as
Monte Carlo process and mismatch variations. In the transient operation case, the startup
and shutdown behavior is observed. These tests verify that the startup circuitry operates
as expected and proves that the circuitry can be turned off when the amplifier is disabled.
The DC operating point simulations verify the robustness of the output voltage and
transconductance. The final layout of this circuit is shown in Figure 4.5.
4.1.2.1 Corners Simulations

Figure 4.5 Bias circuitry layout in TSMC 65 nm with low voltage, nominal 𝑽𝑻
transistors, dimensions are approximately 𝟏𝟐 µm by 𝟐𝟎 µm or 𝟐𝟒𝟎 µm2.
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Figure 4.6 shows the transient startup and shutdown behavior of the bias circuitry over all
45 corners. In this simulation at 𝑡 = 0 ns, the circuitry is held in power down, 𝑃𝐷 = 1 V.

At 𝑡 = 50 ns, the power down signal is released and the circuitry is started, allowing

𝑉𝑏𝑖𝑎𝑠 to reach its steady-state value. At 𝑡 = 150 ns, after the circuitry has stabilized, it is
then powered down with 𝑃𝐷 = 1 V. As would be expected, the 𝑉𝑏𝑖𝑎𝑠 signal returns to 0 V

under this condition. Figure 4.6 indicates that the bias circuitry can start up under all of
the corner conditions defined for this work.
The DC behavior of the circuitry is captured in Figure 4.7 and Figure 4.8. Figure 4.7
shows the output voltage, 𝑉𝑏𝑖𝑎𝑠 , over corners. The typical PVT corner shows 𝑉𝑏𝑖𝑎𝑠 =
490 mV with a minimum of 𝑉𝑏𝑖𝑎𝑠 = 442 mV at NptV and a maximum of 𝑉𝑏𝑖𝑎𝑠 =

531 mV at nPTv. Figure 4.8 shows the small-signal transconductance, 𝑔𝑚 , of the output
device NM1. While the output voltage is relatively constant over PVT corners, the

Figure 4.6 Bias circuit startup and shutdown over corners showing output voltage
𝑽𝒃𝒊𝒂𝒔 versus time. 𝑷𝑫 transitions from 𝟏 V to 𝟎 V at 𝒕 = 𝟓𝟎 ns and from 𝟎 V to 𝟏 V at
𝒕 = 𝟏𝟓𝟎 ns.
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transconductance varies significantly. This is primarily due to the use of an on-chip
resistor to set the transconductance as indicated by (4.2). Figure 4.8 shows typical results
of 𝑔𝑚 = 1.09 mS, with a minimum of 𝑔𝑚 = 0.84 mS at nptV and a maximum of

𝑔𝑚 = 1.46 mS at NPTv.

Figure 4.7 Bias circuit DC voltage output voltage, 𝑽𝒃𝒊𝒂𝒔 , over corners with 𝑷𝑫 =
𝟎 V.

Figure 4.8 Bias circuit output device, NM1, transconductance, 𝒈𝒎 , over corners
with 𝑷𝑫 = 𝟎 V.
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4.1.2.2 Process Variation and Device Mismatch Simulations
As indicated by (4.2), the bias circuitry is sensitive to device mismatch in MN0/MN1 and
MP0/MP1 as well as process variation in R0. Monte Carlo simulations were performed
on the circuit in order to assess the impact of the process variation and device mismatch
on the output bias voltage, 𝑉𝑏𝑖𝑎𝑠 , and the output device transconductance, 𝑔𝑚 . In order to
obtain a statistically significant distribution, 1000 sample simulations were run. In these
simulations temperature is held constant at 27°𝐶 and the supply voltage is held at
𝑉𝐷𝐷 = 1 V.

Figure 4.9 shows the distribution of 𝑉𝑏𝑖𝑎𝑠 values while Figure 4.10 shows the distribution

of 𝑔𝑚 values. Additionally, these figures are overlaid with a normal distribution, labeled

Normal, of equivalent mean, 𝜇, and standard deviation, 𝜎, to illustrate that the

distributions are indeed Gaussian or Normal. 𝑉𝑏𝑖𝑎𝑠 shows an average value close to that
of the corners simulations at 𝜇 = 491 mV with a standard deviation of 𝜎 = 21.3 mV, a

variation of 4.3% as compared to the average. 𝑔𝑚 , on the other hand, shows an average
value of 𝜇 = 1.09 mS and a standard deviation of 𝜎 = 0.065 mS. As indicated by the

corners simulations this variation of 6.0% is greater than the variation of 𝑉𝑏𝑖𝑎𝑠 primarily

due to R0 variation.

Ultimately, the bias circuitry shows robust operation over both corners analysis as well as
process and mismatch analysis. This circuit’s performance is sufficient to supply the
baseline amplifier tail MOSFET with a bias voltage.
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Figure 4.9 Bias circuit bias voltage output, 𝑽𝒃𝒊𝒂𝒔 , with process variation and device
mismatch at 𝑽𝑫𝑫 = 𝟏 V, 𝑻 = 𝟐𝟕°C, and 𝑷𝑫 = 𝟎 V.

Figure 4.10 Bias circuit output device, NM1, transconductance, 𝒈𝒎 , with process
variation and device mismatch at 𝑽𝑫𝑫 = 𝟏 V, 𝑻 = 𝟐𝟕°C, and 𝑷𝑫 = 𝟎 V.
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4.1.3 Baseline Amplifier Simulation Results
The baseline amplifier performance is at the core of the positive feedback amplifier
behavior. Therefore its design must be robust and complete if further positive feedback
work is to be built on top of it. The final layout of this amplifier is shown in Figure 4.11.
4.1.3.1 Design Considerations
Traditional design considerations generally focus on creating high-gain open-loop
amplifiers. This amplifier, however, will be used inside a positive feedback loop. This
indicates restrictions on the open-loop gain, 𝐴𝐷𝐶 , that makes positive feedback feasible.

Additionally, the mathematical analysis of the positive feedback differential amplifier has
indicated that the gain-bandwidth product of the closed-loop positive feedback will be
reduced from that of the open-loop baseline amplifier.
Table 4.5 lists a group of design targets for the baseline amplifier that would be
compatible with positive feedback amplifier design methodology derived in Chapter 3.

Figure 4.11 Baseline amplifier layout in TSMC 65 nm with low voltage, nominal 𝑽𝑻
transistors, dimensions are approximately 𝟐𝟑 µm by 𝟐𝟎 µm or 𝟒𝟔𝟎 µm2.
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As per the differential amplifier analysis, 𝐴𝐷𝐶 must be greater than one, but not so large

that the feedback factor range is prohibitively small. The input impedance, 𝑅𝑖𝑛 , of the
amplifier is intended to be large enough to be inconsequential in the stability equations.

As indicated by (3.54), 𝑅𝐿 has an impact on the output impedance 𝑅𝑜𝑢𝑡 which, in turn,

has an impact on the open-loop gain. Therefore 𝑅𝑜𝑢𝑡 must be large enough to achieve the
desired 𝐴𝐷𝐶 , but small enough that the amplifier can drive external loads. Finally,

because gain-bandwidth product is lost in the application of positive feedback, the gainbandwidth product of the open-loop amplifier must be large enough such that the
frequency response of the closed-loop amplifier is still useful in GHz type applications.

Under these requirements, the amplifier in Figure 4.2 was designed to be driven by the
bias circuitry in Figure 4.3.
4.1.3.2 Corners Simulations
The designed baseline amplifier has to be evaluated in order to define the design
parameters of the positive feedback amplifier it will be used in. First, the behavior of the
amplifier and its gain are observed across in the input common-mode voltage range, 𝑉𝑐𝑚 .
Essentially, 𝑉𝑐𝑚 must be large enough that the current source device, MN2, and the input

differential pair, MN0 and MN1, have enough gate drive to be turned on. As 𝑉𝑐𝑚 goes
Table 4.5 Baseline amplifier design targets for compliance with requirements of
positive feedback design methodology.
Parameter

Minimum Target

Maximum Target

𝐴𝐷𝐶 [ V⁄V ]

1.0

10.0

1.0

-

𝑅𝑜𝑢𝑡 [Ω]

100.0

500.0

10.0

-

𝑅𝑖𝑛 [MΩ]

𝐺𝐵𝑃 [GHz]
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above this value, the output common-mode voltage will begin to drop. Once the output
common-mode voltage is low enough that MN0 and MN1 are no longer in saturation, the
gain of the amplifier will begin to drop. This means that there is an optimal region of 𝑉𝑐𝑚

in which the amplifier has the highest gain. Figure 4.12 shows the DC gain of the
baseline amplifier, 𝐴𝐷𝐶 , as 𝑉𝑐𝑚 is swept. This figure shows an optimal 𝑉𝑐𝑚 = 600 mV

and therefore for subsequent tests, 𝑉𝑐𝑚 is held at this potential.

At the optimized 𝑉𝑐𝑚 , the frequency behavior of the amplifier can be observed over

corners. Figure 4.13 shows the frequency sweep of the magnitude of 𝐴(𝑠) of the baseline

amplifier for all 45 corners. Figure 4.14 and Figure 4.15 further break down this data into

DC gain values and gain-bandwidth product values, respectively, at each corner. The DC
gain remains well controlled with a typical value of 𝐴𝐷𝐶 = 12.9 dB, a minimum of

𝐴𝐷𝐶 = 9.53 dB, and a maximum of 𝐴𝐷𝐶 = 13.8 dB. The gain-bandwidth product is also
relatively well controlled with a typical value of 𝐺𝐵𝑃 = 44.7 GHz, a minimum value of

Figure 4.12 Baseline amplifier gain, 𝑨𝑫𝑪 , versus input common-mode voltage, 𝑽𝒄𝒎 ,
at typical process, 𝑽𝑫𝑫 = 𝟏 V, 𝑻 = 𝟐𝟕°C, and 𝑷𝑫 = 𝟎 V.
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Figure 4.13 Baseline amplifier voltage gain magnitude frequency response over
corners with 𝑽𝒄𝒎 = 𝟔𝟎𝟎 mV and 𝑷𝑫 = 𝟎 V.

Figure 4.14 Baseline amplifier DC gain magnitude, 𝑨𝑫𝑪 , over corners with 𝑽𝒄𝒎 =
𝟔𝟎𝟎 mV and 𝑷𝑫 = 𝟎 V.
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Figure 4.15 Baseline amplifier gain-bandwidth product, 𝑮𝑩𝑷, over corners with
𝑽𝒄𝒎 = 𝟔𝟎𝟎 mV and 𝑷𝑫 = 𝟎 V.

𝐺𝐵𝑃 = 34.5 GHz and a maximum value of 𝐺𝐵𝑃 = 57.1 GHz.

Finally, the input and output impedances, 𝑍𝑖𝑛 (𝑠) and 𝑍𝑜𝑢𝑡 (𝑠), of the amplifier are

observed. Figure 4.16 shows the magnitude 𝑍𝑖𝑛 (𝑠) versus frequency for all 45 corners

while Figure 4.17 shows the DC magnitude of each corner, 𝑅𝑖𝑛 = |𝑍𝑖𝑛 (0)|. As the theory
predicted, the input impedance is not purely capacitive at low frequencies due to gate

current through the input device. Additionally, the high frequency zero in (3.59) due to
𝑅𝐿 and 𝐶𝑔𝑑 can be seen between 100 GHz and 1 THz. The output impedance versus

frequency is shown in Figure 4.18 over corners with the corresponding DC output
impedance, 𝑅𝑜𝑢𝑡 = |𝑍𝑜𝑢𝑡 (0)|, shown in Figure 4.19. The output impedance is primarily
dictated by the load resistors, R0 and R1 of Figure 4.2, in parallel with the small signal

output impedance of the input differential pair MN0 and MN1, 𝑟𝑜 . 𝑅𝐿 dominates 𝑟𝑜 , but
the total output impedance is still slightly less than 𝑅𝐿 with a typical value of
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Figure 4.16 Baseline amplifier input impedance magnitude versus frequency over
corners with 𝑽𝒄𝒎 = 𝟔𝟎𝟎 mV and 𝑷𝑫 = 𝟎 V.

Figure 4.17 Baseline amplifier DC input impedance over corners with 𝑽𝒄𝒎 =
𝟔𝟎𝟎 mV and 𝑷𝑫 = 𝟎 V.
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𝑅𝑜𝑢𝑡 = 168 Ω, a minimum value of 𝑅𝑜𝑢𝑡 = 106 Ω, and a maximum value of 𝑅𝑜𝑢𝑡 =

215 Ω. This 𝑅𝐿 dominance of the output impedance is reinforced by the three distinct
groupings of 𝑅𝑜𝑢𝑡 values in Figure 4.19 representing the low, typical, and high resistance

corners.

Figure 4.18 Baseline amplifier output impedance magnitude versus frequency over
corners with 𝑽𝒄𝒎 = 𝟔𝟎𝟎 mV and 𝑷𝑫 = 𝟎 V.

Figure 4.19 Baseline amplifier DC output impedance over corners with 𝑽𝒄𝒎 =
𝟔𝟎𝟎 mV and 𝑷𝑫 = 𝟎 V.
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4.1.3.3 Process Variation and Device Mismatch Simulations
The effects of process variation and device mismatch on the performance of the baseline
amplifier are examined by using the Monte Carlo tool in Spectre and ADE. The inputs
are held at 𝑉𝑐𝑚 = 600 mV, the supply is fixed at 𝑉𝐷𝐷 = 1 V, and the temperature is held

at 𝑇 = 27°C while the process and device matching are allowed to vary in a manner
statistically realistic to the manufacturer’s actual process.

The resulting variation of the DC gain of the baseline amplifier, 𝐴𝐷𝐶 , is shown in Figure

4.20. A sample size of 1000 was used and the resulting average DC gain is 𝜇 = 12.8 dB
with a standard deviation of 𝜎 = 0.297 dB. This behavior correlates to the typical
simulation values of the corners analysis very well.

Next, the variation in the gain-bandwidth product, 𝐺𝐵𝑃, was observed under the same

conditions. 1000 samples were taken and the resulting distribution of 𝐺𝐵𝑃 is shown in

Figure 4.20 Baseline amplifier DC gain with process variation and device mismatch
with 𝑽𝒄𝒎 = 𝟔𝟎𝟎 mV, 𝑷𝑫 = 𝟎 V, 𝑽𝑫𝑫 = 𝟏 V, and 𝑻 = 𝟐𝟕°𝑪.
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Figure 4.21 with an average value of 𝜇 = 44.5 GHz, and a standard deviation of 𝜎 =
2.09 GHz.

Finally, the input-referred offset of the baseline amplifier is observed. Figure 4.22 shows
the test bench used in simulation to extract the input-referred offset of the baseline
amplifier. The test bench utilizes an auxiliary amplifier, modeled by an ideal voltagecontrolled voltage source (VCVS), with very high gain, 𝐴𝐷𝐶 = 104 . This auxiliary
amplifier drives the inputs of the baseline amplifier such that the outputs are equal in

voltage. The resulting voltage difference across the input of the baseline amplifier is the
measured input-referred offset, 𝑉𝑜𝑠 . This circuit was simulated 1000 times with the
resulting 𝑉𝑜𝑠 distribution shown in Figure 4.23. With no process variation and device

mismatch, one would expect 𝑉𝑜𝑠 to be zero or at least very small. These simulation results
support this theory with an average value very close to zero, 𝜇 = 49.6 µV. The variation

in the process is shown in the standard deviation of 𝑉𝑜𝑠 of 𝜎 = 3.36 mV. This data will be

Figure 4.21 Baseline amplifier gain-bandwidth product with process variation and
device mismatch with 𝑽𝒄𝒎 = 𝟔𝟎𝟎 mV, 𝑷𝑫 = 𝟎 V, 𝑽𝑫𝑫 = 𝟏 V, and 𝑻 = 𝟐𝟕°𝑪.
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used as a basis for comparison against the performance of the positive feedback amplifier
that is built around this baseline amplifier in the next section.
This image cannot currently be displayed.

Figure 4.22 Baseline amplifier input-referred offset measurement test bench
schematic – the high gain auxiliary amplifier drives the input of the opamp such
that the outputs are equal

Figure 4.23 Baseline amplifier input-referred offset with process variation and
device mismatch with 𝑽𝒄𝒎 = 𝟔𝟎𝟎 mV, 𝑷𝑫 = 𝟎 V, 𝑽𝑫𝑫 = 𝟏 V, and 𝑻 = 𝟐𝟕°𝑪.
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4.1.4 Positive Feedback Amplifier Simulation Results
The positive feedback amplifier design utilizes the baseline amplifier designed in Section
4.1.3. The feedback network is built around the baseline amplifier using the stability
criteria derived in 3.1.3 and 3.1.4. The final layout for this amplifier is shown in Figure
4.24.
4.1.4.1 Design Considerations
The pertinent parameters of the baseline amplifier designed in Section 4.1.3 are
summarized in Table 4.6. To design a value for 𝑅1 , (3.57) is evaluated at the typical
design point, indicating that 𝑅1 > 38.0 Ω. Using the worst case value for 𝑔𝑚 , however,
the minimum value for 𝑅1 becomes 𝑅1 > 49.8 Ω. To avoid 𝑅1 variation of process,

temperature and voltage constraints, a value of 𝑅1 = 118 Ω is chosen through iterative

simulations over various process corners. Given this 𝑅1 value and the typical baseline

Figure 4.24 Positive feedback amplifier layout with 𝑹𝟏 = 𝟏𝟏𝟖 Ω and 𝑹𝟐 = 𝟑𝟏𝟒 Ω
(PFBa) in TSMC 65 nm with low voltage, nominal 𝑽𝑻 transistors; dimensions are
approximately 𝟐𝟒. 𝟒 µm by 𝟐𝟎 µm or 𝟒𝟖𝟖 µm2.
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Table 4.6 Baseline amplifier critical parameters for positive feedback amplifier
design.
Parameter

Typical

Minimum

Maximum

𝐴𝐷𝐶 [dB]

12.9

9.53

13.8

𝑅𝑖𝑛 [MΩ]

3.77

1.65

7.46

𝑅𝑜𝑢𝑡 (𝑅𝐿 ) [Ω]

168

106

215

𝑔𝑚 [mS]

26.3

20.1

35.2

amplifier parameters, 𝑅2 can be bound by (3.58) to the value of 𝑅2 > 235 Ω. Based on

the performance around corners, the feedback resistor value must be 𝑅2 > 245 Ω. This

analysis is validated through simulation as shown in Figure 4.25 for various values of 𝑅1 .
Two variations of the positive feedback amplifier were designed, one with 𝑅2 = 314 Ω
(PFBa), one with 𝑅2 = 375 Ω (PFBb) and both with 𝑅1 = 118 Ω. These 𝑅2 values were
chosen through an iterative simulation process to ensure that amplifier and resistor
variation does not cause instability in the positive feedback amplifier.

Figure 4.25 Positive feedback amplifier simulation, 𝑯𝑫𝑪 value versus 𝑹𝟐 for various
𝑹𝟏 values, typical process, 𝑽𝑫𝑫 = 𝟏 V, and 𝑻 = 𝟐𝟕°C.
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4.1.4.2 Corners Simulations
Similarly to the baseline amplifier, the positive feedback amplifier is characterized over
the input common-mode range, 𝑉𝑐𝑚 . At typical process, voltage, and temperature, Figure

4.26 shows the DC gain of the positive feedback amplifier, 𝐻𝐷𝐶 , versus 𝑉𝑐𝑚 . This

simulation indicates that the optimal input common-mode voltage is approximately
𝑉𝑐𝑚 = 750 mV. This differs from the baseline amplifier’s optimum 𝑉𝑐𝑚 because of the

resistive feedback network. The resistive network causes the input common-mode
voltage of the embedded baseline amplifier, 𝑉𝑐𝑚,𝑏𝑎𝑠𝑒 to differ from the applied common-

mode voltage, 𝑉𝑐𝑚 , through the relationship
𝑉𝑐𝑚,𝑏𝑎𝑠𝑒 = 𝑉𝑐𝑚 𝑅

𝑅2

1 +𝑅2

+ 𝑉𝑐𝑚,𝑜𝑢𝑡 𝑅

𝑅1

1 +𝑅2

(4.4)

where 𝑉𝑐𝑚,𝑜𝑢𝑡 is the common-mode output voltage for a given input common-mode

voltage. Under the assumption that the input differential pair, MN0/MN1, is operating in

Figure 4.26 Positive feedback amplifier gain, 𝑯𝑫𝑪 , versus input common-mode
voltage, 𝑽𝒄𝒎 , with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟏𝟒 Ω at typical process, 𝑽𝑫𝑫 = 𝟏 V, 𝑻 =
𝟐𝟕°C, and 𝑷𝑫 = 𝟎 V.
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saturation, 𝑉𝑔𝑠 > 𝑉𝑇 and 𝑉𝑑𝑠 > 𝑉𝑑𝑠𝑠𝑎𝑡 , and the tail current is fixed at 𝐼𝑡𝑎𝑖𝑙 , the output

common-mode voltage can be calculated as
𝑉𝑐𝑚,𝑜𝑢𝑡 = 𝑉𝐷𝐷 𝑅

𝑅1 +𝑅2

1 +𝑅2 +𝑅𝐿

+ 𝑉𝑐𝑚 𝑅

𝑅𝐿

1 +𝑅2 +𝑅𝐿

−

𝐼𝑡𝑎𝑖𝑙 𝑅𝐿 (𝑅1 +𝑅2 )
2 𝑅1 +𝑅2 +𝑅𝐿

.

(4.5)

At this optimized common-mode voltage of 𝑉𝑐𝑚 = 750 mV, the frequency behavior of

the positive feedback amplifier, PFBa, can be observed over corners as shown in Figure
4.27. The DC gain of the PFBa amplifier, 𝐻𝐷𝐶 , over corners is shown in Figure 4.28 and

the gain-bandwidth product, 𝐺𝐵𝑃, is shown in Figure 4.29. As expected due to the
sensitivity analysis, the spread of the 𝐻𝐷𝐶 values is increased from that of the baseline

amplifier. However, 𝐻𝐷𝐶 is increased from 𝐴𝐷𝐶 in every corner case. The gain-bandwidth

product also follows the expected behavior, reducing from its baseline amplifier
counterpart.

Figure 4.27 Positive feedback amplifier voltage gain magnitude frequency response
over corners with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟏𝟒 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV and 𝑷𝑫 = 𝟎 V.
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Figure 4.28 Positive feedback amplifier DC gain magnitude, 𝑯𝑫𝑪 , over corners with
𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟏𝟒 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV and 𝑷𝑫 = 𝟎 V.

Figure 4.29 Positive feedback amplifier gain-bandwidth product, 𝑮𝑩𝑷, over corners
with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟏𝟒 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV and 𝑷𝑫 = 𝟎 V.
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Finally, the corners analysis includes the observation of the input and output impedance
of the positive feedback amplifier. Figure 4.30 shows the magnitude of the input
impedance, 𝑍𝑖𝑛 (𝑠), and Figure 4.31 is a map of the DC values of that impedance, 𝑅𝑖𝑛 . As

predicted by the theory, this value is reduced from the baseline amplifier value and is a
function of 𝑅1 and the feedback factor 𝛽𝑓 . With 𝑅1 = 118 Ω, the input impedance is

typically 𝑅𝑖𝑛 = 15.6 Ω with a minimum of 𝑅𝑖𝑛 = 1.23 Ω and a maximum of 𝑅𝑖𝑛 =

44.5 Ω. The output impedance versus frequency, 𝑍𝑜𝑢𝑡 (𝑠), is shown in Figure 4.32 with

the corresponding DC values, 𝑅𝑜𝑢𝑡 , shown in Figure 4.33 across corners. The positive
feedback theory predicts this output impedance is increased from that of its baseline

amplifier counterpart. The typical output impedance is 𝑅𝑜𝑢𝑡 = 1.25 kΩ, with a minimum
value of 𝑅𝑜𝑢𝑡 = 298 Ω, and a maximum value of 𝑅𝑜𝑢𝑡 = 14.8 kΩ.

Figure 4.30 Positive feedback amplifier input impedance magnitude versus
frequency over corners with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟏𝟒 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV and 𝑷𝑫 =
𝟎 V.
119

Figure 4.31 Positive feedback amplifier DC input impedance over corners with
𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟏𝟒 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV and 𝑷𝑫 = 𝟎 V.

Figure 4.32 Positive feedback amplifier output impedance magnitude versus
frequency over corners with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟏𝟒 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV and 𝑷𝑫 =
𝟎 V.
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Figure 4.33 Positive feedback amplifier DC output impedance over corners with
𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟏𝟒 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV and 𝑷𝑫 = 𝟎 V.

4.1.4.3 Process Variation and Device Mismatch Simulations

Like the other circuits, the positive feedback amplifier is also simulated with process
variation and device mismatch. The positive feedback amplifier has more components
and therefore more opportunities for device mismatch. These Monte Carlo simulations
are performed with 𝑉𝐷𝐷 = 1 V, 𝑇 = 27°C, and 𝑃𝐷 = 0 V at the optimized common-mode

voltage, 𝑉𝑐𝑚 = 750 mV. The PFBa amplifier with 𝑅1 = 118 Ω and 𝑅2 = 314 Ω is

examined first. The DC gain of the amplifier, 𝐻𝐷𝐶 , is shown in Figure 4.34. As this figure

indicates, the average DC gain is increased from that of the baseline amplifier (from

𝜇 = 12.8 dB to 𝜇 = 23.1 dB), but the spread of values has also increased from 𝜎 =

0.297 dB to 𝜎 = 4.81 dB. This spread in variation is expected due to the sensitivity
analysis in Section 3.2.

The statistical comparison between the baseline and positive feedback amplifiers can be
analyzed with the normal difference distribution [88]. This is defined as the statistical
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distribution between two normally distributed random variables. The normal difference
distribution of the baseline to positive feedback amplifier gain difference has 𝜇 =

2
2
𝜇𝑃𝐹𝐵𝑎 − 𝜇𝑏𝑎𝑠𝑒 = 10.3 dB and 𝜎 = �𝜎𝑃𝐹𝐵𝑎
+ 𝜎𝑏𝑎𝑠𝑒
= 4.82 dB. Figure 4.35 shows this

normal difference distribution of the positive feedback and baseline amplifier. This figure

shows that 98.4% of positive feedback amplifiers show a gain improvement over the
baseline amplifier.
The reduction in gain-bandwidth product can be similarly analyzed. Figure 4.36 shows
the distribution of 1000 Monte Carlo runs with process variation and device mismatch
with 𝜇 = 26.1 GHz and 𝜎 = 7.19 GHz. The developed theory predicts that the gain-

bandwidth product will be reduced through the application of positive feedback. The
normal difference distribution shown in Figure 4.37 has 𝜇 = −18.4 GHz and

Figure 4.34 Positive feedback amplifier DC gain with process variation and device
mismatch with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟏𝟒 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV, 𝑷𝑫 = 𝟎 V , 𝑽𝑫𝑫 = 𝟏 V,
and 𝑻 = 𝟐𝟕°𝑪.
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Figure 4.35 Positive feedback amplifier DC gain improvement over baseline with
process variation and device mismatch with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟏𝟒 Ω, 𝑽𝒄𝒎 =
𝟕𝟓𝟎 mV, 𝑷𝑫 = 𝟎 V , 𝑽𝑫𝑫 = 𝟏 V, and 𝑻 = 𝟐𝟕°𝑪.

Figure 4.36 Positive feedback amplifier gain-bandwidth product with process
variation and device mismatch with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟏𝟒 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV,
𝑷𝑫 = 𝟎 V, 𝑽𝑫𝑫 = 𝟏 V, and 𝑻 = 𝟐𝟕°𝑪.
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Figure 4.37 Positive feedback amplifier gain-bandwidth product reduction from
baseline with process variation and device mismatch with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟏𝟒 Ω,
𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV, 𝑷𝑫 = 𝟎 V, 𝑽𝑫𝑫 = 𝟏 V, and 𝑻 = 𝟐𝟕°𝑪.
𝜎 = 7.48 GHz. Analyzing this normal difference distribution indicates that 99.3% of the

positive feedback amplifiers will show degradation in gain-bandwidth product as
compared to the baseline amplifier.

The input-referred offset of the positive feedback amplifier is also observed statistically
with Monte Carlo simulation and a similar test bench to that of Figure 4.22. Figure 4.38
shows the results of 1000 Monte Carlo simulations with 𝜇 = −58.8 µV and 𝜎 = 11 mV.
The spread of this distribution is increased as compared to that of the baseline amplifier
as expected by the developed theory in Section 3.1.4.2.
Previous simulations have not required a measure of stability. The positive feedback
amplifier, PFBa, with process variation and device mismatch, however, shows some
unstable behavior. Resistor mismatch causes hysteresis in the DC behavior of the
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amplifier. Hysteresis is the direction-dependent threshold voltage of an amplifier or
comparator. This means that a negative-to-positive input transition will cause the output
to switch state at a different input voltage than a positive-to-negative input transition.
While this is not a direct indication of instability, it is undesired operation in a linear
amplifier. Figure 4.39 shows the hysteresis of the DC sweeps in the positive feedback
amplifier measured as the difference in negative-to-positive and positive-to-negative
input transitions, 𝑉ℎ𝑦𝑠𝑡 = �𝑉𝑡𝑛𝑝 − 𝑉𝑡𝑝𝑛 �.

Over the course of 1000 Monte Carlo simulations, 17 simulations, or 1.7%, show nonzero hysteresis. While hysteresis is undesirable, a more pertinent concern is the existence
of right-half-plane poles. In this case, the DC phase of the positive feedback amplifier
would be ∠𝐻𝐷𝐶 = ±180°. Figure 4.40 shows the results of the measurement over the

1000 Monte Carlo simulations. In this case, 2 of the 1000 runs, or 0.2% show

Figure 4.38 Positive feedback amplifier input-referred offset with process variation
and device mismatch with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟏𝟒 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV, 𝑷𝑫 = 𝟎 V,
𝑽𝑫𝑫 = 𝟏 V, and 𝑻 = 𝟐𝟕°𝑪.
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Figure 4.39 Positive feedback amplifier hysteresis simulations with process variation
and device mismatch with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟏𝟒 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV, 𝑷𝑫 = 𝟎 V,
𝑽𝑫𝑫 = 𝟏 V, and 𝑻 = 𝟐𝟕°𝑪.

Figure 4.40 Positive feedback amplifier simulation DC phase measurement for
stability indication with process variation and device mismatch with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀,
𝑹𝟐 = 𝟑𝟏𝟒 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV, 𝑷𝑫 = 𝟎 V, 𝑽𝑫𝑫 = 𝟏 V, and 𝑻 = 𝟐𝟕°𝑪.
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∠𝐻𝐷𝐶 = −180° and are therefore unstable systems. In the PFBa cases, 𝑅2 = 314 Ω is

pushed closer to the unstable point of the amplifier, 𝑅2 > 235 Ω, than PFBb. To verify

that the unstable Monte Carlo runs are the result of 𝑅2 being too close to the stability
criteria, a second amplifier, PFBb, with 𝑅2 = 375 Ω is simulated under the same criteria.

Figure 4.41 shows the result of 1000 Monte Carlo simulations. As expected, with a larger
𝑅2 value, the DC gain is reduced from that of PFBa with 𝜇 = 22 dB. The distribution

spread, however, is reduced to 𝜎 = 2.75 dB. As a result, the normal difference
distribution shown in Figure 4.42 shows a lower likelihood of die showing no gain
improvement. 99.95% of die will show gain improvement over the baseline amplifiers.
Hysteresis and stability of the PFBb amplifier are also improved. Figure 4.43 shows only
1 case in 1000 in which there is hysteresis. Figure 4.44 shows zero cases in which the DC

Figure 4.41 Positive feedback amplifier gain with process variation and device
mismatch with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟕𝟓 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV, 𝑷𝑫 = 𝟎 V, 𝑽𝑫𝑫 = 𝟏 V,
and 𝑻 = 𝟐𝟕°𝑪.
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This image cannot currently be displayed.

Figure 4.42 Positive feedback amplifier DC gain improvement over baseline with
process variation and device mismatch with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟕𝟓 Ω, 𝑽𝒄𝒎 =
𝟕𝟓𝟎 mV, 𝑷𝑫 = 𝟎 V , 𝑽𝑫𝑫 = 𝟏 V, and 𝑻 = 𝟐𝟕°𝑪.
This image cannot currently be displayed.

Figure 4.43 Positive feedback amplifier hysteresis simulations with process variation
and device mismatch with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀, 𝑹𝟐 = 𝟑𝟕𝟓 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV, 𝑷𝑫 = 𝟎 V,
𝑽𝑫𝑫 = 𝟏 V, and 𝑻 = 𝟐𝟕°𝑪.
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Figure 4.44 Positive feedback amplifier simulation DC phase measurement for
stability indication with process variation and device mismatch with 𝑹𝟏 = 𝟏𝟏𝟖 𝛀,
𝑹𝟐 = 𝟑𝟕𝟓 Ω, 𝑽𝒄𝒎 = 𝟕𝟓𝟎 mV, 𝑷𝑫 = 𝟎 V, 𝑽𝑫𝑫 = 𝟏 V, and 𝑻 = 𝟐𝟕°𝑪.

phase is ∠𝐻𝐷𝐶 = −180°, therefore 100% of the amplifiers are stable.

4.2 Silicon Results

The amplifiers designed in the previous section were fabricated in the TSMC 65 nm
process using low-voltage, nominal 𝑉𝑇 transistors. Three variants of amplifiers were

designed and fabricated: the baseline amplifier, a positive feedback with 𝑅1 = 118 Ω,

and 𝑅2 = 314 Ω (PFBa), and a positive feedback amplifier with 𝑅1 = 118 Ω and

𝑅2 = 375 Ω (PFBb). These fabricated amplifiers were tested by two methodologies: AC
and DC tests. The purpose, setup, measurement methodology, and results for each are
described in this section.
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The fabricated amplifier is shown in Figure 4.45. Because of the nine layers of
metallization in this process, it is impossible to see the actual circuitry underneath, but the
basic form of the amplifier is outlined. Figure 4.46 shows the whole test structures with
I/O pads included. Power, 𝑉𝐷𝐷 , and ground, 𝐺𝑁𝐷, and the control signal, 𝑃𝐷, are

Figure 4.45 Baseline amplifier silicon micrograph of fabricated TSMC 65 nm with
power routing and top level metallization visible.

Figure 4.46 Amplifier test structure micrograph of fabricated TSMC 65 nm test
chip.
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supplied from a series of pads at the top of the structure. The input and output signals are
connected through GSGSG (ground-signal-ground-signal-ground) microprobe connection
with the inputs on the left side and outputs on the right side. The bottom row of pads is
unused. Figure 4.47 shows a single test structure in the context of the entire test wafer
with other amplifier test structures surrounding it.
4.2.1 DC Tests
The purpose of the DC test was to observe general functionality of the amplifiers as well
as provide a general sense of the magnitude of gains to be expected. Furthermore, this is a
fast test to implement and run that is easily automated so an entire wafer of die were
tested in order to provide some statistically meaningful results.
4.2.1.1 Test Setup
To evaluate DC performance of the amplifier, the test setup in Figure 4.48 was used. The
DUT was driven and evaluated with an HP4156A Precision Semiconductor Parameter

Figure 4.47 Array of amplifier test structures micrograph of fabricated TSMC 65
nm test chip.
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Analyzer (4156A). Data was captured with the HP4156A and transferred to a computer to
be post processed and analyzed in MATLAB.
4.2.1.2 Measurement Methodology
The positive amplifier terminal, 𝑉𝑖𝑛+ , was driven from 𝑉𝑐𝑚 − 100 mV to 𝑉𝑐𝑚 +

100 mV in 1 mV steps at three common-mode voltages (350 mV, 500 mV, and 750 mV)
on the negative terminal, 𝑉𝑖𝑛− . The derivative of the total output voltage, 𝑉𝑜𝑢𝑡+ − 𝑉𝑜𝑢𝑡− ,
with respect to the total input voltage, 𝑉𝑖𝑛+ − 𝑉𝑖𝑛− , corresponds to the DC gain of the
amplifier as in

𝐴𝐷𝐶 = HDC =

𝛿(𝑉𝑜𝑢𝑡+ −𝑉𝑜𝑢𝑡− )
.
𝛿(𝑉𝑖𝑛+ −𝑉𝑖𝑛− )

(4.6)

This simplified test can be run quickly and could be performed across an entire wafer to
obtain trends of DC gain.
4.2.1.3 Results
This data was compiled over an entire wafer (92 die) and is summarized in Table 4.7.

Figure 4.48 DC measurement test bench with semiconductor parameter analyzer
driving inputs and collecting data for post processing in MATLAB
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Table 4.7 DC sweep results summary
𝑉𝑐𝑚 (mV)

Mean Gain (dB)

Max Gain (dB)

Std Dev (dB)

350

10.71

16.44

2.12

500

13.55

14.53

1.91

750

12.68

14.47

1.48

350

36.08

51.78

39.8

𝑅2 = 375 Ω

500

51.50

52.40

22.1a

750

51.81

55.06

15.4a

350

46.34

52.25

27.0a

𝑅2 = 314 Ω

500

52.77

54.59

21.0a

750

53.32

54.58

14.3a

Amplifier
Baseline

a – measurements likely skewed low by test limitations

Across the entire wafer there were 3 non-operational die (96.7% yield) and these were
not included in the statistics. There was no other sorting of the data based on amplifier
performance.
The baseline amplifier corresponds very closely on average to the expected simulation
results with 13.55 dB DC gain. Figure 4.49 and Figure 4.50 show a typical DC transfer

function and gain of a baseline amplifier. All of the positive feedback amplifiers showed

significant increases in gain over the baseline amplifier as predicted by the positive
feedback theory. Under some 𝑅2 and 𝑉𝑐𝑚 conditions, this gain increase was in excess of
38 dB. Figure 4.51 and Figure 4.52 show a typical DC transfer function and gain of a
PFBa amplifier and Figure 4.53 and Figure 4.54 show PFBb performance. These

maximum measured gain increases, however, are limited by the minimum voltage step of
1 mV of the HP4156A. With a 1 V supply voltage and an output voltage swing of

approximately 600 mV for this amplifier, a 1 mV step corresponds to a maximum
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possible DC gain measurement of approximately 55 dB. This limitation can clearly be

seen in the maximum gain column of Table 4.7. Based on histograms of the data, the

amplifier and 𝑉𝑐𝑚 conditions that exhibit clear statistical skew due to this measurement
limitation are marked as such in the table.

The increase in gain is also accompanied by an increase in standard deviation of that gain
across the wafer. While part of this standard deviation increase is due to the addition of
four new components in the circuitry, most of it is due to the increased sensitivity of the
DC gain to variation in 𝑅1 and 𝑅2 values as 𝛹 approaches zero. While this statistical

spreading of the gain is undesirable, the increases in gain more than compensate for the
increases in standard deviation. For reasons mentioned above, most of the positive
feedback statistics are skewed because of the measurement limitations. However, one
case which is not skewed based on observation of the data’s histogram is the positive
feedback amplifier 𝑅2 = 375 Ω with 𝑉𝐼𝑁,𝐶𝑀 = 350 mV. Under this condition, the
standard deviation was increased from 2.12 dB to 22.1 dB with an increase in mean gain

from 10.71 dB to 36.08 dB, an increase of over 25 dB. The normal difference

distribution of these two distributions has a mean of 35.60 dB and a standard deviation of
116.83%. While this spread seems significant, this distribution shows more than 80% of

the amplifiers are expected to have DC gain enhancements and over 76% of the
amplifiers will have a gain enhancement of 20 dB or more (i.e., the gain is enhanced by

at least an order of magnitude).

To describe why so many of the amplifiers in Table 4.7 show measurement limitations,
the wafer acceptance test (WAT) data provided by TSMC was used. This WAT data
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Figure 4.49 Silicon measurement of baseline amplifier DC sweep at multiple input
common-mode voltages, 𝑽𝒄𝒎 .

Figure 4.50 Silicon measurement of baseline amplifier DC sweep gain at multiple
input common-mode voltages, 𝑽𝒄𝒎 .
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Figure 4.51 Silicon measurement of positive feedback amplifier with 𝑹𝟏 = 𝟏𝟏𝟖 Ω
and 𝑹𝟐 = 𝟑𝟏𝟒 Ω (PFBa) DC sweep at multiple input common-mode voltages, 𝑽𝒄𝒎 .

Figure 4.52 Silicon measurement of positive feedback amplifier with 𝑹𝟏 = 𝟏𝟏𝟖 Ω
and 𝑹𝟐 = 𝟑𝟏𝟒 Ω (PFBa) DC sweep gain at multiple input common-mode voltages,
𝑽𝒄𝒎 .
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Figure 4.53 Silicon measurement of positive feedback amplifier with 𝑹𝟏 = 𝟏𝟏𝟖 Ω
and 𝑹𝟐 = 𝟑𝟕𝟓 Ω (PFBa) DC sweep at multiple input common-mode voltages, 𝑽𝒄𝒎 .

Figure 4.54 Silicon measurement of positive feedback amplifier with 𝑹𝟏 = 𝟏𝟏𝟖 Ω
and 𝑹𝟐 = 𝟑𝟕𝟓 Ω (PFBa) DC sweep gain at multiple input common-mode voltages,
𝑽𝒄𝒎 .
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Figure 4.55 Boxplot of silicon measurement of baseline amplifier DC gain across
entire wafer and multiple input common-mode voltages, 𝑽𝒄𝒎 .

Figure 4.56 Boxplot of silicon measurement of positive feedback amplifier DC gain
with 𝑹𝟏 = 𝟏𝟏𝟖 Ω and 𝑹𝟐 = 𝟑𝟏𝟒 Ω (PFBa) across entire wafer and multiple input
common-mode voltages, 𝑽𝒄𝒎 .
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Figure 4.57 Boxplot of silicon measurement of positive feedback amplifier DC gain
with 𝑹𝟏 = 𝟏𝟏𝟖 Ω and 𝑹𝟐 = 𝟑𝟕𝟓 Ω (PFBb) across entire wafer and multiple input
common-mode voltages, 𝑽𝒄𝒎 .

showed that the MOSFETs were performing between the slow and typical device model
corners as were the resistors (e.g., higher sheet resistance than nominal). Given slow
MOSFETs and resistors, simulations show amplifiers yielding higher gains than typical
silicon. Figure 4.55 shows the baseline amplifier’s silicon results across the wafer. As
expected, the silicon DC gain is above average. As a result, PFBa and PFBb amplifier
performance, shown in Figure 4.56 and Figure 4.57, respectively, is also above average
and saturated at the measurement limitation. Furthermore, Monte Carlo simulation
showed that resistor mismatch could cause hysteresis in the positive feedback amplifiers.
With hysteresis, any thermal or switching noise in the test fixture could cause the
amplifier to falsely switch, appearing to be an artificially high DC gain value.
4.2.2 AC Tests
The AC tests were more time consuming to perform and were intended to target a limited
number of die. Specifically, the frequency behavior of these die was observed in order to
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confirm the theories of this work. The low frequency (50 MHz) gain was also recorded in

order to confirm the test bench and obtain correlation with the DC tests of the previous
section [89].
4.2.2.1 Test Setup
Figure 4.58 is a block diagram of the S-parameter measurement test bench [90] used in
this work. An Agilent E5071C 4-port Network Analyzer was used to perform and collect
the S-parameter data. These tests could also be performed with a 2-port network analyzer
as in [91]. Supply voltages and control signals were provided via an HP4156A Precision
Semiconductor Parameter Analyzer. HP11612A Bias Tees were used to provide DC
common-mode voltage, 𝑉𝑐𝑚 , to the amplifier inputs and SD3244 0.1 − 18 GHz DC

Blocks were used at the amplifier outputs to prevent the VNA from loading the amplifier
outputs with 50 Ω – this 50 Ω loading affects the input 𝑉𝐶𝑀 when the amplifier is in a
resistive positive feedback configuration.
4.2.2.2 Measurement Methodology
The 4-port S-parameter measurements were collected from the E5071C over a range of

Figure 4.58 S-parameter test bench using four-port s-parameter analyzer,
semiconductor parameter analyzer, and data post processing in MATLAB.
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50 MHz to 8.5 GHz on a log scale. To obtain meaningful amplifier data from these 4-port

parameters, they are converted to mixed-mode S-parameters, as in [92], [93]. The mixedmode parameters describe the amplifier behavior in terms of differential and commonmode inputs and outputs. Further discussion of mixed-mode S-parameters can be found
in Appendix C. The differential-differential mixed mode S-parameters, 𝑆𝑑𝑑 , were used to
evaluate the voltage gain of the amplifier through the relationship [94]
𝐴𝑉 = (1−𝑆

𝑆21 (1+𝛤𝐿 )

22 𝛤𝐿 )+𝑆11 (1−𝑆22 𝛤𝐿 )+𝑆21 𝛤𝐿 𝑆12

(4.7)

where 𝐴𝑉 is the voltage gain, 𝑆11, 𝑆12, 𝑆21 , 𝑆22 are the 𝑆𝑑𝑑 mixed mode S-parameters and

𝛤𝐿 is the load reflection coefficient and assumed to be zero (unloaded) in this analysis.
These measurements were taken over a range of 𝑉𝑐𝑚 values. The test bench in Figure 4.58

also has the ability to manually compensate for input-referred offset due to device
mismatch by adding a fixed offset to the amplifier input to allow for further improvement
in the optimum gain measurement. Half of the offset voltage, 𝑉𝑜𝑠 , is applied to each

terminal in opposite directions to maintain the specified 𝑉𝑐𝑚 .

In addition to the amplifier structures, open and short structures were created to de-embed
the test setup, pad, and routing parasitics. This is a commonly used and well-known
technique [95] to decouple the test setup from the behavior of the DUT.
The amplifier analysis procedure consisted of the following steps:
1) Measure and store ‘open’ structure S-parameters
2) Measure and store ‘short’ structure S-parameters

3) At a given 𝑉𝑐𝑚 and 𝑉𝑜𝑠 value, measure 4 port S-parameters
4) De-embed parasitics
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Figure 4.59 Silicon AC measurement of DC gain versus 𝑽𝒄𝒎 for baseline, PFBa, and
PFBb amplifiers.

5) Convert DUT S-parameters to mixed-mode S-parameters
6) Calculate voltage gain, 𝐴𝑉

This analysis is repeated for multiple 𝑉𝑐𝑚 and 𝑉𝑜𝑠 values to find the maximum gain
operating point of the amplifier as follows:

1) A 𝑉𝑐𝑚 sweep was performed and the data analyzed to determine the 𝑉𝑐𝑚 voltage at

which the DC gain was maximized for a given amplifier. See Figure 4.59 for reference.

2) At the optimized 𝑉𝑐𝑚 voltage, a 𝑉𝑜𝑠 sweep was performed to compensate for input-

referred offset and further refine the maximum DC gain measurement. See Figure 4.60
for reference.
At an optimized 𝑉𝑐𝑚 and 𝑉𝑜𝑠 , the frequency behavior of an amplifier is then observed.
Figure 4.61 and Figure 4.62 show the frequency response of a baseline amplifier and
positive feedback amplifier respectively, each at their respective optimum 𝑉𝑐𝑚 and 𝑉𝑜𝑠 .
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Figure 4.60 Silicon AC measurement of DC gain versus 𝑽𝒐𝒔 for baseline, PFBa, and
PFBb amplifiers.

Figure 4.61 Silicon measurement of baseline amplifier frequency response from
𝟓𝟎 MHz to 𝟖. 𝟓 GHz.
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Figure 4.62 Silicon measurement of positive feedback amplifier with 𝑹𝟏 = 𝟏𝟏𝟖 Ω
and 𝑹𝟐 = 𝟑𝟏𝟒 Ω (PFBa) frequency response from 𝟓𝟎 MHz to 𝟖. 𝟓 GHz.

4.2.2.3 Results

This analysis was performed for a total of 15 amplifiers, five of each amplifier type:
Baseline, Low 𝑅2 (PFBa) and High 𝑅2 (PFBb). The summary results of these

measurements are shown in Table 4.8. As expected, both PFBa and PFBb amplifiers
show significant DC gain improvement over the baseline amplifier from 12.7 dB to

29.8 dB for PFBa and to 34.7 dB for PFBb. The average increase in gain is larger for the

PFBb amplifier than that of the PFBa amplifier. This is in contrast to the expected trend
predicted by the theory in which lower 𝑅2 values would yield higher gains. However,

since only a small number of die were tested, conclusions based on the statistics of these

Table 4.8 DC gain from S-parameter measurements
Min (dB)

Max (dB)

Mean (dB)

Baseline

12.5

13.0

12.7

𝑅2 = 314 Ω

27.0

35.0

29.8

27.0

39.2

34.7

𝑅2 = 375 Ω

144

measurements cannot be made with any certainty. Instead, the main conclusion to be
drawn from this data is general trend of increased gain with the application of positive
feedback.

4.3 Summary
This chapter uses the theory developed in Chapter 3 to implement a positive feedback
amplifier in TSMC’s 65 nm logic process. The intent for this design was to use only
standard threshold and low supply voltage MOSFETs and passive devices such that no
special process steps would be required to implement the circuit. The baseline amplifier
was designed as a fully differential amplifier having relatively low gain and high
bandwidth. This design intent was targeted to match the requirements for the positive
feedback design methodology. Bias circuitry was designed to provide consistent bias
voltages to the baseline amplifier as well as power down capabilities for consistent
testing purposes. Finally, the positive feedback amplifier was designed according to the
positive feedback design methodology and using the baseline amplifier at its core with
fully differential positive feedback implemented with polysilicon resistors.
The designed circuit blocks were simulated extensively on their own as well as together
as the final system. These simulations were performed over all permutations of process,
voltage, and temperature corners as well as with process variation and device mismatch
in Monte Carlo simulations. These simulations show that the positive feedback amplifiers
exhibit consistent and repeatable gain improvement over the baseline amplifier’s
performance. Some extreme cases of process variation and process mismatch indicated
that hysteresis and instability could be an issue at positive feedback design points
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approaching the stability criteria. It was also shown that moving the positive feedback
design point further away from the stability criteria alleviated these issues.
Finally, the designed circuitry was fabricated and the resulting silicon tested to compare
against simulation. The DC simulations showed large improvements in the DC gain of
the positive feedback amplifier, but these tests were limited by a minimum step size of
the available test equipment, limiting the usefulness of the results beyond a cursory
observation that the positive feedback implementation did in fact increase the gain
performance of the amplifier. The AC tests, on the other hand, provided significantly
useful results that confirmed the DC test findings in that low frequency gain was
improved with the application of positive feedback. Furthermore, the AC tests were able
to confirm the predicted behavior of gain-bandwidth product degradation with the
application of feedback.
The positive feedback design methodology was proven to provide significant gain
enhancement in low-gain, high-frequency amplifiers. This is a direct circuit solution to
the device degradation of this scaled technology. This application also confirms the side
effects of positive feedback in that the input-referred offset is increased as well as the
overall sensitivity of the circuit to process variation and device mismatch.
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CHAPTER 5
CONCLUSIONS AND RECOMMENDATIONS
This work shows that the continued size reduction of transistors in the semiconductor
industry has detrimental effects on the fundamental parameters of those transistors as
used in traditional analog circuitry. Specifically, the maximum intrinsic gain of the core
process transistors continues to degrade as technology is scaled deep into sub-100 nm
device geometries. Using a test bench that mimics the design process, it was shown that
traditional design methodologies to improve the maximum intrinsic gain of a device
cannot alone solve the degradation problem. Currently methodologies to design
successful analog circuits in these technologies center on the use of thick oxide I/O
devices that can support large overdrive voltages to improve maximum intrinsic gain.
This methodology can complicate a design in terms of managing multiple voltage
domains.

5.1 Positive Feedback Findings Summary
This work proposed the solution of positive feedback to address maximum intrinsic gain
degradation in linear amplifier design using thin oxide devices that are core to the process
and compatible with the digital logic voltage levels. The positive feedback design
methodology was explored in detail at various levels of abstraction from block diagram
analyses to transistor level circuit analysis. In each case, the criteria for stable application
of the positive feedback were derived in the context of that system. Furthermore, effects
of positive feedback on the other aspects of the system were explored. These effects
include the input and output impedance, input-referred offset, input-referred noise,
common-mode rejection ratio, and gain-bandwidth product. Through this analysis it was
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shown that the application of positive feedback can have the impact of increasing the
spread in variation of these amplifier parameters, if applied improperly. To avoid these
issues, a sensitivity analysis of the positive feedback systems was performed. The result
of this sensitivity analysis was used to develop an algorithm to optimize a positive
feedback amplifier’s design to improve gain while avoiding a design point in which
process variation causes unnecessary deviation of other amplifier parameters.
To prove the positive feedback concepts derived for this work, a series of test amplifiers
were design in TSMC’s 65 nm technology using only standard threshold voltage, thin
oxide, digital transistors. This circuitry was simulated extensively using the Cadence
Custom IC Design software suite and then fabricated at TSMC. Both simulation and
silicon measurements validated the positive feedback design theory. This demonstrated
that positive feedback could be applied to a linear amplifier to increase its gain while the
overall system remains stable. The simulation and silicon data also confirm the other
amplifier effects such as the decrease in input impedance and gain-bandwidth product as
well as the increase in output impedance and input-referred offset. Furthermore, the
increase in amplifier parameter variation due to the sensitivity analysis is also seen in the
simulation and silicon analyses.

5.2 Areas of Application for Positive Feedback
This work has proven that stable and gain-improving positive feedback can be applied to
low-gain, high-frequency linear amplifiers in a consistent and robust manner. In order to
do this, the designer must pay careful attention to avoid sensitive design points using the
optimization algorithm outlined in this work. The positive feedback amplifier design
methodology could find applications in circuit design in which high gain is desired and
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increased variation in that gain is tolerable. Areas of application would include highspeed current mode logic (CML) circuitry, and high-speed physical layer (PHY)
development for serial communications links.

5.3 Suggestions for Future Work
This work has proposed a generic framework on top of which physical circuit topologies
can be built. The physical implementation of positive feedback here was presented as a
proof-of-concept vehicle. This was not intended to imply that the resistive feedback
method on a differential amplifier stage is the only valid implementation of positive
feedback. Future work should include further investigation of more implementations of
this positive feedback methodology. New positive feedback circuit topologies will also
open the door for new applications not foreseen in this work.
Furthermore, the inclusion of more detailed process specific information from technology
foundries would simplify the positive feedback design process. The information could be
incorporated into parameterized cell (PCell) design for standard amplifier topologies.
This would allow for reliable usage of the positive feedback techniques.
Finally, the maximum intrinsic gain degradation problem should have continued
monitoring. As technologies scale past 22 nm [1], new and novel processing techniques
may begin to alter the way in which the maximum intrinsic gain in degraded. In an ideal
situation, the gain would turn a corner and become improved. A more likely scenario,
however, is that the gain will either remain constant or continue to degrade. In this latter
case, the continued addressing of device process problem with circuit solutions is

149

imperative to the successful design of analog linear amplifiers and circuits in these scaled
technologies.
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APPENDIX A
CODE AND SCRIPTS
This appendix includes some of the code used in the data analysis of this work.

A.1 OCEAN Script for 𝒈𝒎 and 𝒓𝒐 Extraction

This OCEAN script is used for the 𝑔𝑚 and 𝑟𝑜 extraction in Section 2.2.
ocnWaveformTool( 'wavescan )
simulator( 'spectre )
design(
"/projects/lsi2/engs/mwp4065/cadence/simulation/mig_extract_g65/spectre/schematic/netlist
/netlist")
resultsDir(
"/projects/lsi2/engs/mwp4065/cadence/simulation/mig_extract_g65/spectre/schematic" )
modelFile(
'("$MMSM_PATH/cadence/lib/g65gplus/models/G65_mos.scs" "SS")
'("$MMSM_PATH/cadence/lib/g65gplus/models/G65_res.scs" "SS_RES")
'("$MMSM_PATH/cadence/lib/g65gplus/models/G65_cap.scs" "TT"))
analysis('dc ?saveOppoint t )
desVar( "vd" 0.2168 )
desVar( "S" 30
)
desVar( "res" 1000
)
desVar( "gain" 10000 )
desVar( "cur" 130u
)
desVar( "vdd33" 3.3 )
desVar( "vdd12" 1.2 )
desVar( "vdd10" 1.0 )
desVar( "cap_mismatch" 0
)
desVar( "res_mismatch" 0
)
desVar( "fet_mismatch" 0
)
desVar( "rgflag" 1
)
desVar( "ccoflag" 0 )
desVar( "default_lod" 0
)
option( 'temp "125.0" )
saveOption( 'currents "all" )
saveOption( 'pwr "subckts" )
saveOption( 'save "all" )
temp( 125.0 )
optimizeGoal("Vd_ov" '(VDC("/VD")-pv("MN0.mx" "vdsat" ?result "dcOpInfo-info")) 'match
'vd_ov '2 t)
optimizeGoal("Vg_ov" '(VDC("/VG")-pv("MN0.mx" "vth" ?result "dcOpInfo-info"))
'match
'150m '2 t)
optimizeVar("S" 30 10 60)
optimizeVar("vd" 200m 0 1)
optimizeVar("cur" 130u 0 1m)
optimizeAlgoControl(?relDelta "" ?relFunTol "" ?relVarTol "")
optimizePlotOption(?auto t ?varHist t ?scalHist t ?funcObjHist t ?numIter 5 ?fontSize 9
?width 630 ?height 376 ?xloc 509 ?yloc 378)
out=outfile("./mig_extract_g65.out" "w")
fprintf(out "L\tS\tID\tVG\tVD\tVT\tVdsat\tVD_OV\tVG_OV\tgm\tgds\n")
close(out)
foreach( vd_ov '(50m 100m 170m 300m)
foreach( L '(60n 120n 180n 300n 360n 600n 1200n 3000n 6000n 9600n)
desVar( "len" L
)
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run()
optimizeRun(?goals '("Vd_ov" "Vg_ov") ?vars '("S" "vd") ?algo 'Auto ?continue t)
S = pv("S" "value" ?result "variables")
ID = pv("cur" "value" ?result "variables")
VG = VDC("/VG")
VD = VDC("/VD")
VT = pv("MN0.mx" "vth" ?result "dcOpInfo-info")
Vdsat = pv("MN0.mx" "vdsat" ?result "dcOpInfo-info")
VD_OV = (VDC("/VD") - pv("MN0.mx" "vdsat" ?result "dcOpInfo-info"))
VG_OV = (VDC("/VG") - pv("MN0.mx" "vth" ?result "dcOpInfo-info"))
gm = pv("MN0.mx" "gm" ?result "dcOpInfo-info")
gds = pv("MN0.mx" "gds" ?result "dcOpInfo-info")
out=outfile("./mig_extract_g65.out" "a")
fprintf(out
"%1.3e\t%1.3e\t%1.3e\t%1.3e\t%1.3e\t%1.3e\t%1.3e\t%1.3e\t%1.3e\t%1.3e\t%1.3e\n" L S ID VG
VD VT Vdsat VD_OV VG_OV gm gds)
close(out)
)
)
foreach( vd_ov '(50m 100m 170m 300m)
foreach( L '(60n 180n 360n)
desVar( "len" L
)
desVar(
"S" 30
)
run()
optimizeRun(?goals '("Vd_ov" "Vg_ov") ?vars '("cur" "vd") ?algo 'Auto ?continue t)
S = pv("S" "value" ?result "variables")
ID = pv("cur" "value" ?result "variables")
VG = VDC("/VG")
VD = VDC("/VD")
VT = pv("MN0.mx" "vth" ?result "dcOpInfo-info")
Vdsat = pv("MN0.mx" "vdsat" ?result "dcOpInfo-info")
VD_OV = (VDC("/VD") - pv("MN0.mx" "vdsat" ?result "dcOpInfo-info"))
VG_OV = (VDC("/VG") - pv("MN0.mx" "vth" ?result "dcOpInfo-info"))
gm = pv("MN0.mx" "gm" ?result "dcOpInfo-info")
gds = pv("MN0.mx" "gds" ?result "dcOpInfo-info")
out=outfile("./mig_extract_g65.out" "a")
fprintf(out
"%1.3e\t%1.3e\t%1.3e\t%1.3e\t%1.3e\t%1.3e\t%1.3e\t%1.3e\t%1.3e\t%1.3e\t%1.3e\n" L S ID VG
VD VT Vdsat VD_OV VG_OV gm gds)
close(out)
)
)
exit

A.2 Amplifier Model Generator
This MATLAB amplifier model generator is used for phase margin examples in Section
3.1.1.2. This function takes as an input the amplifier DC gain, 𝐴𝐷𝐶 , the unity gain
frequency, 𝜔𝑈𝐺𝐹 , and the phase margin, 𝑃𝑀, and returns a transfer function object, 𝐻, as
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well as the two pole locations, 𝑝1 and 𝑝2 , required to obtain these amplifier
characteristics.

function [H p1 p2]=amp_model(ADC, UGF, PM)
% AMP_MODEL
% Author: Mark Pude, 2010
%
% Modified: 01/04/2011 to handle PM >=90
%
% Create transfer function and pole locations for two pole amplifier model.
% [H p1 p2] = amp_model(ADC, UGF, PM)
%
% Inputs:
% ADC - DC Gain in V/V, 1000 V/V default
% UGF - Unity gain frequency in rad/s, 1 Mrad/s default
% PM - Phase margin in degrees, 60 degrees default
%
% Outputs:
% H - 'tf' object of amp model - Requires control systems toolbox
% p1 - Dominant pole location in rad/s
% p2 - Secondary pole location in rad/s
%
% NOTE: As PM approaches 90, the required minimum
% gain for real pole locations (no imaginary component) increases (See
% Amin calculation below).
%
% Set default args if not provided
if nargin < 3, PM = 60; end
if nargin < 2, UGF = 1e6; end
if nargin < 1, ADC = 1000; end
% Basic out-of-range
assert((PM > 0)&&(PM
assert(UGF > 0, 'UGF
assert(ADC > 0, 'ADC

error checking
<= 180), 'PM = %d invalid. Must be between (0:180]', PM);
= %d invalid. Must be a positive number', UGF);
= %d invalid. Must be a positive number', ADC);

% Convert PM to rads
PM_rad = PM*pi/180;
alpha = tan(PM_rad-pi);
beta = abs(sec(PM_rad-pi));
if (PM < 90)
% Basic two pole system, most straight forward
% Minimum required gain for non-complex p1 and p2, for reference
% Amin = 2*beta*(beta+1)/(beta^2-1);
pp = UGF^2*beta*(ADC-beta)/(ADC^2-beta^2); % pole product, pp = p1*p2
ps = -alpha * (pp - UGF^2) / UGF;
% pole sum, ps = p1 + p2
p1 = (ps - sqrt(ps^2 - 4*pp))/2;
p2 = ps - p1;
elseif (PM == 90)
% No one-pole solution exists. Many non-unique two-pole solutions exist,
% just pick one that works...
p1 = UGF/ADC;
p2 = UGF*ADC;
else
% Toughest to nail down - Easiest to approximate single pole system,
% but user still has too many variables. Modify ADC if necessary to
% achieve UGF and PM. Give option to modify PM instead by setting
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% PM=180 in the function call
disp('Approximating single pole system for PM > 90 (e.g. p2 = 1000x UGF).');
if (PM ~= 180)
disp('WARNING: For PM > 90, ADC might be modified to achieve UGF and PM');
disp('
To override PM instead, set PM = 180 in function call.');
p2 = 1000*UGF; % Just get it out of the way
p1 = -UGF/alpha;
% Find ADC value that fits UGF and PM
ADC_new = sqrt(p1^2+UGF^2)/p1;
% Sometimes its more trouble that its worth to change ADC, check.
if (ADC_new > ADC)
% Close enough to looking like PM=90 case that we don't want to
% modify other paramters
p1 = UGF/ADC;
p2 = UGF*ADC;
else
disp(['Changing ADC from ' num2str(ADC) ' to ' num2str(ADC_new) ...
' to achieve specified UGF and PM.']);
ADC = ADC_new;
end
else
disp('WARNING: For PM > 90, PM might be modified to achieve UGF and ADC');
disp('
To override ADC instead, set PM ~= 180 in function call.');
p2 = 1000*UGF;
p1 = UGF/sqrt(ADC^2-1);
% Find PM value that results from ADC and UGF
PM_new = (atan(-sqrt(ADC^2 - 1))+pi)*180/pi;

end

end

disp(['Changing PM from ' num2str(PM) ' to ' num2str(PM_new) ...
' to achieve specified UGF and ADC.']);
PM = PM_new;

% Return transfer function - comment out if you don't have Control System
% Toolbox
H = tf(ADC,[1/(p1*p2) (1/p1+1/p2) 1]);

A.3 MATLAB Optimization Code
This is the implementation of the genetic optimization algorithm discussed in Section
3.2.1.
clear
clc
clf
crossover = 0.7;
mutation = 0.1;
genes = 5;
vary = [0 0 0 1 1];
abs_limits = [0 20 0 20e6 0 1e3 0 1e3 0 1e3];
init_limits = [0 20 0 20e6 0 1e3 0 1e3 0 1e3];
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pop_size = 200;
gens = 1000;
r_variation = 0.2;
pop = zeros(pop_size,genes);
% pop(:,1)
pop(:,1) =
% pop(:,2)
pop(:,2) =
% pop(:,3)
pop(:,3) =
pop(:,4) =
% pop(:,4)
pop(:,5) =
% pop(:,5)

= init_limits(1)+(init_limits(2)-init_limits(1))*rand(pop_size,1);
10*ones(pop_size,1);
= init_limits(3)+(init_limits(4)-init_limits(3))*rand(pop_size,1);
10e6*ones(pop_size,1);
= init_limits(5)+(init_limits(6)-init_limits(5))*rand(pop_size,1);
200*ones(pop_size,1);
init_limits(7)+(init_limits(8)-init_limits(7))*rand(pop_size,1);
= 100*ones(pop_size,1);
init_limits(9)+(init_limits(10)-init_limits(9))*rand(pop_size,1);
= 255*ones(pop_size,1);

new_pop = pop;
for m=1:gens
pop = new_pop;
%check abs_limit and
for i=1:pop_size
for j=1:genes
if (pop(i,j)
pop(i,j)
end
if (pop(i,j)
pop(i,j)
end
end

limits due to finite R2 range
< abs_limits(2*j-1))
= abs_limits(2*j-1);
> abs_limits(2*j))
= abs_limits(2*j);

ADC = pop(i,1);
Gin = 1/pop(i,2);
Gout = 1/pop(i,3);
G1 = 1/pop(i,4);
R2min(i) = -(G1+Gin+Gout*(1-ADC))/(Gout*(G1+Gin));
R2max(i) = (G1*(1-ADC)-Gin*ADC-Gout*(1-ADC)*ADC)/(ADC*Gin*Gout);

end

if (pop(i,5)
pop(i,5)
end
if (pop(i,5)
pop(i,5)
end

< R2min(i)/(1-r_variation))
= R2min(i)/(1-r_variation);
> R2max(i)/(1+r_variation))
= R2max(i)/(1+r_variation);

%extract parameter names and call them useful variables
ADC = pop(:,1);
Gin = 1./pop(:,2);
Gout = 1./pop(:,3);
G1 = 1./pop(:,4);
G2 = 1./pop(:,5);
%calculate closed loop gain
Num = G1.*(G2+ADC.*Gout);
Den = (G1+G2+Gin).*(G2+Gout)-G2.^2-ADC.*G2.*Gout;
HDC = Num./Den;
%calculate sensitivites
S_ADC = log10(abs(Gout.*(G1+HDC.*G2)./Den));
S_Rin = log10(abs(Gin.^2.*(HDC.*(G2+Gout))./Den));
S_Rout = log10(abs(Gout.^2.*(G1.*ADC-HDC.*(G1+Gin+G2.*(1-ADC)))./Den));
S_R1
= log10(abs(G1.^2.*(G2+ADC.*Gout-HDC.*(G2+Gout))./Den));
S_R2
= log10(abs(G2.^2.*(G1-HDC.*(G1+Gin+Gout.*(1-ADC)))./Den));
%calculate score
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%ADC
%Rin
%Rout
%R1
%R2

score = floor((sign(HDC./ADC-...
1)+1)/2).*(HDC./ADC)./(S_ADC+S_Rin+S_Rout+S_R1+S_R2+500);
score(isnan(score)) = 0;
total = sum(score);
%calculate average - for GUI reporting purposes only
average(m) = mean(score);
avg_score = average(m);
disp(['Gen ' num2str(m) ' Average Score: ' num2str(avg_score)]);
plot(average,'b')
drawnow
%pair up for mating
for n=1:(pop_size/2)
%first weighted pick
pick_1 = total*rand(1);
for i=1:pop_size
pick_1 = pick_1 - score(i);
if pick_1 < 0
break
end
end
%second weighted pick
pick_2 = total*rand(1);
for j=1:pop_size
pick_2 = pick_2 - score(i);
if pick_2 < 0
break
end
end
%new genes of offspring
new_i = pop(i,:);
new_j = pop(j,:);
%finite chance that genes cross over in mating at a random point
if (rand(1) < crossover)
break_point = ceil(genes*rand(1));
new_i = [pop(i,1:break_point) pop(j,break_point+1:end)];
new_j = [pop(j,1:break_point) pop(i,break_point+1:end)];
end
%finite chance that a mutation occurs, mutation is from 50-200%
for i=1:genes
if (rand(1) < mutation)
new_i(i) = new_i(i)+vary(i)*new_i(i)*(-0.5+1.5*rand(1));
end
if (rand(1) < mutation)
new_j(i) = new_j(i)+vary(i)*new_j(i)*(-0.5+1.5*rand(1));
end
end

end

end

%integrate into next generation population
new_pop(2*n-1,:) = new_i;
new_pop(2*n,:) = new_j;

[y i] = max(score);
disp(' ');
disp(['ADC =
disp(['Rin =
disp(['Rout =
disp(['R1
=
disp(['R2
=
disp(' ');
disp(['R2min=

'
'
'
'
'

num2str(pop(i,1)) ' V/V']);
num2str(pop(i,2)/1e6) ' MOhms']);
num2str(pop(i,3)) ' Ohms']);
num2str(pop(i,4)) ' Ohms']);
num2str(pop(i,5)) ' Ohms']);

' num2str(R2min(i)) ' Ohms']);

163

disp(['R2max=
disp(' ');
disp(['HDC =
disp(['SADC =
disp(['SRin =
disp(['SRout=
disp(['SR1 =
disp(['SR2 =

' num2str(R2max(i)) ' Ohms']);
'
'
'
'
'
'

num2str(HDC(i)) ' V/V']);
num2str(S_ADC(i))]);
num2str(S_Rin(i))]);
num2str(S_Rout(i))]);
num2str(S_R1(i))]);
num2str(S_R2(i))]);
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APPENDIX B
EXTENDED POSITIVE FEEDBACK STRUCTURE
ANALYSIS
The work in the body of this document primarily discusses series-shunt (or voltagevoltage) feedback systems. There are other types of feedback structures that one might be
using, but the analysis is repetitive [51], [53]. As a result, these analyses are included in
this appendix for completeness while not detracting from the core principles of the work.

B.1 Series-Shunt Feedback
Figure B.1 shows an example of an idea series-shunt feedback system. We start with this
configuration because it is most like the block diagram analysis shown above. The ideal
system in this configuration implies that the forward loop gain, 𝐴(𝑠), and feedback

factor, 𝛽(𝑠), have infinite input impedance and zero output impedance. The name ‘seriesshunt’ can easily identify the circuit because the input side of the circuit has the elements

connected in series and the output side has them connected in parallel or ‘shunt.’ This
system is also known as voltage-voltage feedback because a voltage is fed back and
voltages are summed at the error node. As might be expected, the analysis of this system
yields the same transfer function as the generalized system in Equation (3.1) and (3.2).
However, this format allows further examination of the system when it is no longer ideal.

Figure B.1 Series-Shunt ideal feedback system with ideal forward voltage gain
block, 𝑨(𝒔), and ideal voltage feedback factor block, 𝜷(𝒔).
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Specifically, what happens to the transfer function when 𝐴(𝑠) and 𝛽(𝑠) have non-ideal
input and output impedances is observed.
B.1.1 With Non-ideal Amplifier
Figure B.2 shows such a system. This system as an example has a non-ideal amplifier
model with finite input impedance, 𝑍𝑖𝑛 , and non-zero output impedance, 𝑍𝑜𝑢𝑡 . The

closed-loop system’s input and output impedances are now non-ideal as well. Analysis of
these impedances of the system in Figure B.2 gives

and

𝑍𝑖𝑛,𝐶𝐿 = 𝑍𝑖𝑛 �1 − 𝐴(𝑠)𝛽(𝑠)�

𝑍

𝑜𝑢𝑡
𝑍𝑜𝑢𝑡,𝐶𝐿 = 1−𝐴(𝑠)𝛽(𝑠)
.

(B.1)

(B.2)

The limitations imposed by (3.5) limit 𝐴𝛽 to a value between 0 and 1, meaning the
quantity �1 − 𝐴𝛽� would be valued between 0 and 1 as well. Because of this, (B.1) and

(B.2) show that positive feedback in the series-shunt configuration works to decrease
input impedance and increase output impedance.

Figure B.2 Series-Shunt feedback system with non-ideal amplifier having finite
input impedance 𝒁𝒊𝒏 and non-zero output impedance 𝒁𝒐𝒖𝒕 .
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B.1.2 With Non-ideal Feedback Network
Figure B.3 shows a series-shunt system with a non-ideal amplifier and a non-ideal
feedback network. As in [51], the feedback network is modeled as a linear two-port
network model. The feedback element, 𝐺12 , has been removed to simplify and more

closely model the analysis in [51]. Analysis of this system simplifies to

𝐻(𝑠) =

𝑍𝑖𝑛
𝐺−1
11
−1
−1
𝑍𝑖𝑛 +𝐺22 𝐺11 +𝑍𝑜𝑢𝑡
𝑍𝑖𝑛
𝐺−1
11
1−𝐺21 𝐴(𝑠)
−1 𝐺−1 +𝑍
𝑍𝑖𝑛 +𝐺22
𝑜𝑢𝑡
11

𝐴(𝑠)

.

(B.3)

The closed-loop transfer function in this form can be used to show the effects of these
non-ideal components on the amplifier. The system can be modeled in the same form as
the ideal case by redefining the open-loop gain as
𝐴𝑂𝐿 (𝑠) = 𝐴(𝑠) 𝑍

𝑍𝑖𝑛

−1
𝑖𝑛 +𝐺22

−1
𝐺11
−1
𝐺11 +𝑍𝑜𝑢𝑡

(B.4)

and the feedback factor as
𝛽𝑂𝐿 (𝑠) = 𝐺21 .

(B.5)

Figure B.3 Series-Shunt feedback system with non-ideal feedback network having
−𝟏
finite input impedance 𝑮−𝟏
𝟏𝟏 and non-zero output impedance 𝑮𝟐𝟐 .
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As (B.5) shows, the feedback factor is not degraded by the component non-idealities. All
of the degradation is related to the open-loop forward gain in (B.4). Furthermore, under
ideal conditions with infinite input impedance and zero output impedance, (B.4) reverts
to the expected ideal case.
B.1.3 Comparison to Negative Feedback
A similar analysis for the series-shunt negative feedback system has been performed in
prior work [51] and shows similar behavior in the resulting open-loop gain and feedback
factor. Where positive feedback deviates from negative feedback behavior is in its effects
on input and output impedance. Negative feedback’s effect on input and output
impedances is to further approach ideal behavior by increasing input impedance and
decreasing output impedance. The denominator of the positive feedback transfer function,
with its difference in sign, causes the reverse in behavior to occur.

B.2 Series-Series Feedback
The next positive feedback implementation is referred to as series-series because both
input and output elements are in series with one another as shown in Figure B.4. This
configuration is also known as current-voltage feedback because current is fed back and

Figure B.4 Series-Series ideal feedback system with ideal forward transconductance
gain block, 𝑮(𝒔), and ideal feedback transimpedance block, 𝑹(𝒔).
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voltages are summed at the error node. The nature of this system is such that a voltage is
put into the system and a current comes out. This means that the forward amplification
path must be a transconductance, 𝐺(𝑠). Additionally, to perform the conversion in the
opposite direction, the feedback network is a transimpedance, 𝑅(𝑠). The resulting closedloop transfer function of this system looks similar to the previous systems
𝐻(𝑠) =

𝐼𝑜𝑢𝑡
𝑉𝑖𝑛

=

𝐺(𝑠)

1−𝐺(𝑠)𝑅(𝑠)

.

(B.6)

Assuming a single pole 𝐺(𝑠) with DC transconductance 𝐺𝐷𝐶 , a frequency-independent
feedback factor 𝑅, and a primary pole located at 𝑝1, the closed-loop system becomes
𝐺𝐷𝐶 𝑝1
1 (1−𝐺𝐷𝐶 𝑅)

𝐻(𝑠) = 𝑠+𝑝

(B.7)

with a DC gain of 𝐺𝐷𝐶 ⁄(1 − 𝐺𝐷𝐶 𝑅) and a -3dB bandwidth of 𝑝1 (1 − 𝐺𝐷𝐶 𝑅). To avoid
right-half-plane poles, the feedback factor 𝑅 must be chosen between
1

0<𝑅<𝐺 .
𝐷𝐶

(B.8)

B.2.1 With Non-ideal Amplifier
To evaluate the series-series effects on input and output impedance, Figure B.5 shows the
system with a non-ideal amplifier. In the case of the transconductance amplifier, the
modeled non-idealities include finite input impedance, 𝑍𝑖𝑛 , as well as finite output
impedance, 𝑍𝑜𝑢𝑡 . Analysis of this system shows the input impedance of the closed-loop

system becomes

𝑍𝑖𝑛,𝐶𝐿 = 𝑍𝑖𝑛 �1 − 𝐺(𝑠)𝑅(𝑠)�

169

(B.9)

Figure B.5 Series-Series feedback system with non-ideal amplifier having finite
input impedance, 𝒁𝒊𝒏 , and finite output impedance 𝒁𝒐𝒖𝒕 .

and the output impedance becomes

𝑍𝑜𝑢𝑡,𝐶𝐿 = 𝑍𝑜𝑢𝑡 �1 − 𝐺(𝑠)𝑅(𝑠)�.

(B.10)

As was the case with previous positive feedback implementations, both input and output
impedances are degraded from their ideals. Ideal input and output impedances would be
high numbers in both cases, and the limitations on 𝑅 shown in (B.8) imply that both
would be reduced from their open-loop values.
B.2.2 With Non-ideal Feedback Network
Finally, the complete non-ideal system is shown in Figure B.6. The feedback network has
been replaced with a linear two-port Z-model. Analysis of this system yields the

Figure B.6 Series-Series feedback system with non-ideal feedback network having
non-zero input impedance, 𝒁𝟏𝟏 , and non-zero output impedance 𝒁𝟐𝟐 .
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following transfer function

𝐻(𝑠) =

𝐼𝑜𝑢𝑡
𝑉𝑖𝑛

=

𝑍𝑖𝑛
𝑍𝑜𝑢𝑡
𝑍𝑖𝑛 +𝑍22 𝑍𝑜𝑢𝑡 +𝑍11
𝑍𝑖𝑛
𝑍𝑜𝑢𝑡
1−𝑍21 𝐺(𝑠)
𝑍𝑖𝑛 +𝑍22 𝑍𝑜𝑢𝑡+𝑍11

𝐺(𝑠)

.

(B.11)

This can be broken down into an open-loop gain of
𝐺𝑂𝐿 (𝑠) = 𝐺(𝑠) 𝑍

𝑍𝑖𝑛

𝑍𝑜𝑢𝑡

𝑖𝑛 +𝑍22 𝑍𝑜𝑢𝑡 +𝑍11

(B.12)

and a feedback factor of
𝑅𝑂𝐿 (𝑠) = 𝑍21 .

(B.13)

As was the case in the series-shunt configuration, non-ideal degradation manifests itself
in the open-loop gain expression. In the idealized case of large 𝑍𝑖𝑛 and 𝑍𝑜𝑢𝑡 , this

expression simplifies to the expected ideal results.
B.2.3 Comparison to Negative Feedback

As was similar with the series-shunt configuration, the open-loop gain and feedback
factor expressions remain unchanged from negative feedback to positive feedback. The
effects of positive feedback on the nature of the input and output impedances, however,
are negative in that they reduce ideally high values to low values based on the loop gain.

B.3 Shunt-Shunt Feedback
The third type of feedback topology is shunt-shunt. This means that both the input side
and the output side are connected in parallel. This structure is also known as voltagecurrent feedback because a voltage is fed back and currents are summed at the error node.
This structure, shown in Figure B.7, is current in and voltage out and therefore its
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forward gain is a transimpedance and its feedback network is a transconductance. The
closed-loop transfer function, similar in structure to the previous configurations, of this
system is
𝐻(𝑠) =

𝑉𝑜𝑢𝑡
𝐼𝑖𝑛

=

𝑅(𝑠)

1−𝑅(𝑠)𝐺(𝑠)

.

(B.14)

To obtain the range of valid frequency-independent feedback factors, 𝐺, we replace

𝑅(𝑠) with the single pole approximation with a -3 dB bandwidth of 𝑝1 and a DC

transimpedance of 𝑅𝐷𝐶 . This results in the open-loop transfer function of
𝑅𝐷𝐶 𝑝1
1 (1−𝑅𝐷𝐶 𝐺)

𝐻(𝑠) = 𝑠+𝑝

(B.15)

with DC gain of 𝑅𝐷𝐶 ⁄�1 − 𝑅𝐷𝐶 𝐺� and a -3 dB bandwidth of 𝑝1 �1 − 𝑅𝐷𝐶 𝐺�. Based on

the stability criterion of left-half-plane poles, the feedback factor range can be shown as
1

0<𝐺<𝑅 .
𝐷𝐶

(B.16)

B.3.1 With Non-ideal Amplifier
To illustrate the impact of shunt-shunt feedback on the input and output impedance of the
open-loop amplifier, the forward path is replaced with a non-ideal amplifier model as

Figure B.7 Shunt-Shunt ideal feedback system with ideal forward transimpedance,
𝑹(𝒔), and ideal feedback transconductance, 𝑮(𝒔).
172

shown in Figure B.8. This non-ideal transimpedance amplifier model has non-zero input
impedance, 𝑍𝑖𝑛 , and non-zero output impedance, 𝑍𝑜𝑢𝑡 .
𝑍

(B.17)

𝑍

(B.18)

𝑖𝑛
𝑍𝑖𝑛.𝐶𝐿 = 1−𝑅(𝑠)𝐺(𝑠)
𝑜𝑢𝑡
𝑍𝑜𝑢𝑡,𝐶𝐿 = 1−𝑅(𝑠)𝐺(𝑠)

Equations (B.17) and (B.18) show that shunt-shunt feedback, again, degrades 𝑍𝑖𝑛 and
𝑍𝑜𝑢𝑡 from their ideal low values.

B.3.2 With Non-ideal Feedback Network
To complete the analysis on the shunt-shunt feedback system, the feedback network is
replaced with a 𝑌 model network of admittances as shown in Figure B.9. Analysis of this

circuit gives the following transfer function

𝐻(𝑠) =

𝑌−1

𝑌−1

11
𝑅(𝑠) −122
𝑌22 +𝑍𝑖𝑛 𝑌−1
11 +𝑍𝑜𝑢𝑡
𝑌−1

𝑌−1
11
−1 +𝑍
𝑌
𝑜𝑢𝑡
𝑖𝑛 11

1−𝑌21 𝑅(𝑠) −122
𝑌 +𝑍
22

.

(B.19)

Molding this into the format of the ideal system, the open-loop transimpedance becomes

Figure B.8 Shunt-Shunt feedback system with non-ideal amplifier having non-zero
input impedance, 𝒁𝒊𝒏 , and non-zero output impedance, 𝒁𝒐𝒖𝒕 .
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Figure B.9 Shunt-Shunt feedback system with non-ideal feedback network having
−𝟏
finite input impedance, 𝒀𝟏𝟏
, and finite output impedance, 𝒀−𝟏
𝟐𝟐 .
𝑌 −1

𝑅𝑂𝐿 (𝑠) = 𝑅(𝑠) 𝑌 −122
+𝑍
22

−1
𝑌11

−1
𝑖𝑛 𝑌11 +𝑍𝑜𝑢𝑡

(B.20)

and the open-loop feedback factor is
GOL (s) = Y21 .

(B.21)

Degradation in the open-loop transfer function due to loading by non-idealities occurs in
the open-loop gain and not in the feedback factor.
B.3.3 Comparison to Negative Feedback
Continuing with the anti-parallels to negative feedback, shunt-shunt feedback acts to
further degrade amplifier non-idealities, while negative feedback improves them. The
forward gain, however, is improved.

B.4 Shunt-Series Feedback
The final permutation of positive feedback configuration is the shunt-series
configuration: the input side is placed in parallel and the output side is placed in series.
This is also known as current-current feedback because a current is fed back and currents
are summed at the error node. With current in and current out of the system, the feed-
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forward and feedback nomenclature returns to a current gain, 𝐴(𝑠), and a unit-less

feedback factor 𝛽(𝑠). Analysis of the shunt-series feedback system, shown in Figure
B.10, yields a familiar result

𝐻(𝑠) =

𝐼𝑜𝑢𝑡
𝐼𝑖𝑛

=

𝐴(𝑠)

1−𝐴(𝑠)𝛽(𝑠)

.

(B.22)

To observe the stability requirement, we replace 𝐴(𝑠) with a single-pole model with DC
gain of 𝐴𝐷𝐶 and -3 dB bandwidth 𝑝1, and obtain a transfer function
𝐻(𝑠) = 𝑠+𝑝

𝐴𝐷𝐶 𝑝1

1 (1−𝐴𝐷𝐶 𝛽)

(B.23)

with DC gain of 𝐴𝐷𝐶 ⁄�1 − 𝐴𝐷𝐶 𝛽� and -3 dB bandwidth of 𝑝1 (1 − 𝐴𝐷𝐶 𝛽). To avoid
right-half-plane poles, the 𝛽 restriction is

1

0<𝛽<𝐴 .
𝐷𝐶

(B.24)

B.4.1 With Non-ideal Amplifier
Replacing the current mode amplifier with a non-ideal model, we can observe the effects
on input and output impedances. The non-ideal model has non-zero input impedance, 𝑍𝑖𝑛 ,
and finite output impedance, 𝑍𝑜𝑢𝑡 . The model including these non-idealities is shown in

Figure B.10 Shunt-Series ideal feedback system with ideal forward current gain,
𝑨(𝒔), and ideal feedback current factor, 𝜷(𝒔).
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Figure B.11 Shunt-Series feedback system with non-ideal amplifier having non-zero
input impedance, 𝒁𝒊𝒏 , and finite output impedance, 𝒁𝒐𝒖𝒕 .

Figure B.11. Analysis shows the effects on input impedance to be
𝑍

𝑖𝑛
𝑍𝑖𝑛,𝐶𝐿 = 1−𝐴(𝑠)𝛽(𝑠)

(B.25)

𝑍𝑜𝑢𝑡,𝐶𝐿 = 𝑍𝑜𝑢𝑡 �1 − 𝐴(𝑠)𝛽(𝑠)�.

(B.26)

and output impedance

The closed-loop input impedance is increased, a departure from ideal. The output
impedance is reduced, another departure from idea.
B.4.2 With Non-ideal Feedback Network
The feedback network is replaced with a non-ideal hybrid model shown in Figure B.12.
This hybrid network changes the transfer function of the shunt-shunt feedback system to

𝐻(𝑠) =

𝐻−1

𝑍

𝑜𝑢𝑡
𝐺(𝑠) −122
𝐻22 +𝑍𝑖𝑛 𝑍𝑜𝑢𝑡 +𝐻−1
11
𝐻−1

𝑍𝑜𝑢𝑡
−1
𝑖𝑛 𝑍𝑜𝑢𝑡 +𝐻11

1−𝐻21 𝐺(𝑠) −122
𝐻 +𝑍
22

.

(B.27)

Formatting this into the ideal format, the open-loop gain becomes
𝐻 −1

𝐴𝑂𝐿 (𝑠) = 𝐺(𝑠) 𝐻 −122
+𝑍
22
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𝑖𝑛

𝑍𝑜𝑢𝑡

−1
𝑍𝑜𝑢𝑡 +𝐻11

(B.28)

and the feedback factor becomes
𝛽𝑂𝐿 (𝑠) = 𝐻21 .

(B.29)

The open-loop gain is degraded by the circuit non-idealities, but the feedback factor
remains as expected.
B.4.3 Comparison to Negative Feedback
This final implementation suffers from the same effects of the previous three: most openloop parameters are sacrificed in order to improve open-loop gain.

Figure B.12 Shunt-Series feedback system with non-ideal feedback network having
−𝟏
non-zero input impedance, 𝑯−𝟏
𝟏𝟏 , and finite output impedance, 𝑯𝟐𝟐 .
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APPENDIX C
MIXED-MODE S-PARAMETERS
The four-port s-parameter measurement methodology used in Section 4.2.2 works by
stimulating one of the four ports with an incident power wave while simultaneously
measuring the impact of that stimulus on all four terminals with proper termination. This
measurement is repeated on the remaining three ports at a given frequency and combined
into a matrix. Using superposition, the reflected power waves can be expressed as a
combination of the S-parameters and incident power waves. The input frequency can then
be swept to obtain the four-port S-parameters over a given frequency range.
Quantitatively, this can be described by
𝑏1
𝑆11
𝑆
𝑏
� 2 � = � 21
𝑆31
𝑏3
𝑆41
𝑏4

𝑆12
𝑆22
𝑆32
𝑆42

𝑆13
𝑆23
𝑆33
𝑆43

𝑎1
𝑎1
𝑆14
𝑎2
𝑎2
𝑆24
� ∙ �𝑎 � = 𝑆𝑠𝑡𝑑 ∙ �𝑎 �
𝑆34
3
3
𝑎4
𝑎4
𝑆44

(C.1)

and the system shown in Figure C.1 where 𝑎𝑛 is the incident power wave and 𝑏𝑛 is the
reflected power wave of the 𝑛𝑡ℎ port of the four-port network. For a two-port network,

Figure C.1 Four-port network for s-parameter analysis showing incident and
reflected power waves.
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this s-parameter information can easily be transformed into other network types – 𝑌, 𝑍,
𝐻, etc. – for circuit analysis. In the case of the four-port system in this work, however,
the data must be manipulated into a useful format before it can be analyzed.

The methodology of mixed-mode S-parameters was introduced to analyze fully
differential systems [92], [93] like the amplifiers presented in this work. This
methodology assumes that the four inputs are used as two differential pairs, one for the
differential input and one for the differential output as shown in Figure C.2. This system
assumes that the differential input port, Port 1mm, consists of Port 1 and Port 3 of the fourport system, and the differential output port, Port 2mm, consists of Port 2 and Port 4 of the
four-port system. It utilizes a conversion from traditional four-port S-parameters to a set
of S-parameters that describe differential- and common-mode behavior as in
𝑏d1
𝑆
𝑏
� d2 � = � dd
𝑆cd
𝑏c1
𝑏c2

𝑎d1
𝑎d1
𝑎d2
𝑎d2
𝑆dc
� ∙ � 𝑎 � = 𝑆𝑚𝑚 ∙ � 𝑎 �
𝑆cc
c1
c1
𝑎c2
𝑎c2

(C.2)

where 𝑎𝑑𝑐 and 𝑏𝑑𝑛 are the differential-mode incident and reflected power waves for the

Figure C.2 Four-port network for a differential system showing incident and
reflected power waves for common-mode and differential mode.
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𝑛𝑡ℎ differential port, and 𝑎𝑐𝑛 and 𝑏𝑐𝑛 are the common-mode incident and reflected power

waves for the 𝑛𝑡ℎ differential port. 𝑆𝑑𝑑 is a 2 × 2 sub-matrix describing the differential Sparameters, 𝑆𝑐𝑐 is a sub-matrix describing the common-mode S-parameters, and 𝑆𝑑𝑐 and

𝑆𝑐𝑑 are the conversion-mode parameters describing the conversion of differential power

waves into common-mode power waves and vice versa.

Conversion from normal four-port S-parameters to mixed-mode parameters can be
achieved with the transformation matrix described in [92],
1 −1
0 0
𝑀= �
√2 1
1
0 0
1

and the equation

0 0
1 −1
�
0 0
1 1

(C.3)

𝑆𝑚𝑚 = 𝑀𝑆𝑠𝑡𝑑 𝑀−1

where

𝑀−1

1
0
−1
0
= 𝑀𝑇 = �
√2 0
1
0 −1
1

(C.4)

1
1
0
0

0
0
�.
1
1

(C.5)

This conversion is easily implemented in MATLAB and has even been built into the RF
toolbox. With these tools, the fully differential behavior of the silicon measurements can
be analyzed and converted into voltage gain and phase as displayed in Section 4.2.2.
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